TMC22x5yA Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit

Features

• Very high performance, low cost

AIRCHILD

SEMICONDUCTOR IM

- · Adaptive comb-based decoding
- Multiple pin-compatible versions - 3-line, 2-line, and band-split
- 8- and 10-bit processing
- Internal digital linestores
- Supports NTSC/PAL field and NTSC frame based decoding
- Multiple input formats - CCIR-601/624 (D1), D2, CVBS, YC
- Multiple output formats - CCIR-601/624 (D1), RGB, YCBCR
- 10-18 Mpps data rate
- Parallel and serial control interface
- Single +5V power supply

Applications

- Studio television equipment
- Personal computer video input
- MPEG and JPEG compression inputs

Description


The TMC22x5yA family of Digital Video Decoders offers unprecedented, broadcast-quality video processing performance in a single chip. It accepts line-locked or subcarrierlocked composite, YC, or D1 digital video and produces digital components in a variety of formats.

An internal three-line adaptive comb decoder structure produces optimal picture quality with a wide range of source material. NTSC/PAL field and NTSC frame based decoding is supported with external memory. Full comb programmability allows the user to tailor the decoder's response to a particular systems goals.

A family of products offers 3-line, 2-line, and simple decoders in 8-bit and 10-bit versions—all in a pin and softwarecompatible format. Serial and parallel control ports are provided. These submicron CMOS devices are packaged in a 100-lead Metric Quad Flat Pack (MQFP).

Related Products

- TMC22071 Genlocking Video Digitizer
- TMC22x9x 8 bit Digital Video Encoders
- TMC2081 Digital Video Mixer
- TMC3003 Triple 10-bit D/A Converter
- TMC1185 10 bit A/D converter
- TMC2192 10 bit video encoder
- TMC2072 Enhanced Genlocking Video Digitizer



PRELIMINARY INFORMATION describes products that are not in full production at the time of printing. Specifications are based on design goals and limited characterization. They may change without notice. Contact Fairchild Semiconductor for current information.

Block Diagram

Table of Contents

Features1	
Applications1	
Description1	
Block Diagram1	
Contents2	
List of Tables and Figures3	
General Description4	
Input Processor4	
Adaptive Comb Filter4	
Output Processor5	
Parallel and Serial Microprocessor Interfaces5	
Pin Assignments5	
Pin Descriptions6	
Control Register Map8	
Control Register Definitions11	
Decoder Introduction40	
YC Separation40	
Comb Filter Architecture for YC Separation41	
YC Line-Based Comb Filters42	
D1 Line-Based Comb Filters42	
NTSC Frame and Field Based Decoders42	
Composite Frame-Based Comb Filters42	
Composite Field-Based Comb Filters42	
PAL Field Comb Decoders42	
Composite PAL Field Comb Filters42	
The TMC22x5yA Comb Filter Architecture43	
TMC22x5yA Functional Description44	
Input Processor44	
Bandsplit Filter (BSF)44	
Comb Filter Input45	
Adaptive Comb Filter47	
Comb Fails49	
Comb Fail Detection49	
Generation of the Comb Fail Signals50	
Luma Error Signals50	
Hue and Saturation Error Signals50	
Picture Correlation	
Adapting the Comb Filter50	
XLUT	
Digital Burst Locked Loop53	
Color Kill Counter53	
PAL Color Frame Bit55	
Hue Control55	
System Monitoring of the Burst Loop Error55	

Clamp Circuit	55
Pedestal Removal	55
Clamp Generator	
Luma Notch Filter	56
Matrix	56
Programmable U Scalar	
Programmable V Scalar	
Programmable Y Scalar	
Programmable MS Scalar	
Fixed (B-Y) and (R-Y) Scalars	
Y Offset	
Matrix Limiters	
Examples of Output Matrix Operation	
Simple Luma Color Correction	
C _B C _R MSB Inversion	
Output Rounding	
Output Formats	
Decimating CBCR Data	
Multiplexed YCBCR Output (TRS Words Inserted	
YC Outputs	
The LDV Clock	
Sync Pulse Generator	
Internal Field and Line Numbering Scheme	59
-	
Timing Parameters	
Subcarrier Programming	61
Subcarrier Programming Horizontal Timing	61 61
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters	61 61 61
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking	61 61 61 62
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VINDO Operation	61 61 61 62 65
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VINDO Operation Video Measurement	61 61 61 62 65 65
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VINDO Operation Video Measurement Pixel Grab	61 61 62 65 65
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VINDO Operation Video Measurement Pixel Grab Composite Line Grab	61 61 62 65 65 65 67
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VINDO Operation Video Measurement Pixel Grab Composite Line Grab Parallel Microprocessor Interface	61 61 62 65 65 67 67
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VINDO Operation Video Measurement Pixel Grab Composite Line Grab Parallel Microprocessor Interface Serial Control Port (R-Bus)	61 61 62 65 65 65 67 67 68
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VINDO Operation Video Measurement Pixel Grab Composite Line Grab Parallel Microprocessor Interface Serial Control Port (R-Bus) Equivalent Circuits and Threshold Levels	61 61 62 65 65 65 67 67 68 71
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VINDO Operation Video Measurement Pixel Grab Composite Line Grab Parallel Microprocessor Interface Serial Control Port (R-Bus) Equivalent Circuits and Threshold Levels Absolute Maximum Ratings	61 61 62 65 65 65 67 67 68 71
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VinDO Operation Video Measurement Pixel Grab Composite Line Grab Parallel Microprocessor Interface Serial Control Port (R-Bus) Equivalent Circuits and Threshold Levels Absolute Maximum Ratings Operating Conditions	61 61 62 65 65 65 67 67 67 67 71 72 73
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VinDO Operation Video Measurement Pixel Grab Composite Line Grab Parallel Microprocessor Interface Serial Control Port (R-Bus) Equivalent Circuits and Threshold Levels Absolute Maximum Ratings Operating Conditions Electrical Characteristics	61 61 62 65 65 65 67 67 68 71 72 73 75
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VinDO Operation Video Measurement Pixel Grab Composite Line Grab Parallel Microprocessor Interface Serial Control Port (R-Bus) Equivalent Circuits and Threshold Levels Absolute Maximum Ratings Operating Conditions Electrical Characteristics Switching Characteristics	61 61 62 65 65 65 67 67 67 71 72 73 75
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking ViNDO Operation Video Measurement Pixel Grab Composite Line Grab Parallel Microprocessor Interface Serial Control Port (R-Bus) Equivalent Circuits and Threshold Levels Absolute Maximum Ratings. Operating Conditions Electrical Characteristics Switching Characteristics System Performance Characteristics	61 61 62 65 65 65 67 67 67 71 72 73 75 76
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking ViNDO Operation Video Measurement Pixel Grab Composite Line Grab Parallel Microprocessor Interface Serial Control Port (R-Bus) Equivalent Circuits and Threshold Levels Absolute Maximum Ratings Operating Conditions Electrical Characteristics Switching Characteristics System Performance Characteristics Programming Examples	61 61 62 65 65 65 67 67 67 71 73 76 76 76
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking VINDO Operation Video Measurement Pixel Grab Composite Line Grab Parallel Microprocessor Interface Serial Control Port (R-Bus) Equivalent Circuits and Threshold Levels Absolute Maximum Ratings Operating Conditions Electrical Characteristics Switching Characteristics System Performance Characteristics Programming Examples Programming Worksheet	61 61 62 65 65 65 67 67 67 71 72 73 76 76 77 81
Subcarrier Programming Horizontal Timing Horizontal and Vertical Timing Parameters Vertical Blanking ViNDO Operation Video Measurement Pixel Grab Composite Line Grab Parallel Microprocessor Interface Serial Control Port (R-Bus) Equivalent Circuits and Threshold Levels Absolute Maximum Ratings Operating Conditions Electrical Characteristics Switching Characteristics System Performance Characteristics Programming Examples	61 61 62 65 65 65 67 67 67 71 72 73 76 76 76 71 78 78

List of Tables and Figures

Table 1.	TMC22x5yA Decoder Family 4
Table 2.	Normalized Subcarrier Frequency
	as a Function of Pixel Data Rates 45
Table 3.	Comb Filter Architecture 48
Table 4.	Simple Example of an Adaptive
	Comb Filter Architecture 48
Table 5.	Adaption Modes 51
Table 6.	XLUT Input Selection 52
Table 7.	XLUT Output Function 52
Table 8.	XLUT Special Function Definitions 52
Table 9.	PAL-B,G,H,I Bruch
	Blanking Sequence 53
Table 10.	PAL-M Bruch Blanking Sequence 54
Table 11.	Blanking Level Selection 55
Table 12.	Adaptive Notch Threshold Control 55
Table 13.	Matrix Limiters57
Table 14.	Output Format 58
Table 15.	NTSC Field and Line Numbering 59
Table 16.	PAL B,G,H,I Field and
	Line Numbering 59
Table 17.	PAL M Field and Line Numbering 59
Table 18.	Vertical Blanking Period 60
Table 19.	Vertical Burst Blanking Period 60
Table 20.	Table of Line Idents, LID[4:0] 60
Table 21.	Timing Offsets 61
Table 22.	PAL VINDO operation
Table 23.	Pixel Grab Control
Table 24.	Parallel Port Control67
Table 25.	Serial Port Addresses 69
Figure 1.	Logic Symbol4
Figure 2.	Pixel Data Format 4
Figure 3.	Fundamental Decoder
-	Block Diagram 40
Figure 4.	Comparison of the Frequency
-	Spectrum of NTSC and PAL
	Composite Video Signals 40
Figure 5.	Examples of Notch and Bandpass
-	Filters
Figure 6.	
Figure 7.	Chrominance Vector Rotation in
-	PAL and NTSC 42
Figure 8.	Chrominance Vector Rotation Over
-	4 Fields in NTSC 42
Figure 9.	Chrominance Vector Rotation Over
-	4 Fields in PAL 42
Figure 10.	TMC22x5yA Line Based Comb
u	Filter Architecture 43

	Input Processor 44
Figure 12.	Complementary Bandsplit Filter 44
Figure 13.	Bandsplit Filter, Full Frequency
	Response 45
Figure 14.	Bandsplit Filter, Passband
-	Response 45
Figure 15.	Block Diagram of Comb Filter Input 46
	Signal Flow Around the Adaptive
-	Comb Filter
Figure 17.	Example of a Comb Fail Using a NTSC
•	Two Line Comb Filter
Figure 18.	Generation of Upper and Lower Comb
-	Fail Signals
Figure 19.	Comb Filter Selection
Figure 20.	XLUT Input Selection
	Block Diagram of Digital Burst
U	Locked Loop
Figure 22.	Gaussian Low Pass Filters
Figure 23.	Gaussian LPF Passband Detail
Figure 24.	Output Processor Block Diagram 55
Figure 25.	Adaptive Notch Filters
	Luminance Notch Filter
	Horizontal Timing 61
Figure 28.	External HSYNC and VSYNC Timing
•	for Field 1(3, 5, or 7)
Figure 29.	NTSC Vertical Interval
Figure 30.	PAL-B,G,H,I,N Vertical Interval
Figure 31.	PAL-M Vertical Interval
	Pixel Grab Locations
Figure 33.	Relationship Between Pixel Count
	and Pixel Grab Value65
Figure 34.	Microprocessor Parallel Port –
	Write Timing66
Figure 35.	Microprocessor Parallel Port –
	Read Timing 68
Figure 36.	Serial Port Read/Write Timing
Figure 37.	Serial Interface –
-	Typical Byte Transfer70
Figure 38.	Equivalent Digital Input Circuit
Figure 39.	Equivalent Digital Output
	Threshold Levels for Three-state 71
	Input Timing Parameters72
	Functional Block Diagram of the
-	TMC22x5yA G/Y, B/U, and R/V Output
	Stage
Figure 43.	Output Timing Parameters

3

Preliminary Information

General Description

The TMC22x5yA digital decoder can be used as a universal input to digital video processing systems by decoding digital composite video and transcoding digital component inputs into a common data format.

The digital comb filter decoder implements one of sixteen comb filter architectures to produce luminance and color difference component signals which are virtually free of the cross-color and cross-luminance artifacts associated with simple bandsplit filter decoders.

	TM	C221	5yA	TM	C220	5yA
Function	3	2	1	3	2	1
10-bit Data	~	~	~			
8-bit Data	~	~	~	~	~	~
D1 Interface	~	~	~	~	~	~
Line-Locked Mode	~	~	~	~	~	~
fSC-Locked Mode	~	~	~	~	~	~
Genlock Mode	~	~	~	~	~	~
NTSC Frame Comb	~			~		
NTSC/PAL Field Comb	~			~		
3-Line Comb	~			~		
2-Line Comb	~	~		~	~	
Line Grab	~	~		~	~	
Pixel Grab	~	~	~	~	~	~

Table 1. TMC22x5yA Decoder Family

Because the cost/performance tradeoff varies among applications, the TMC22x5yA decoder has been developed as a family of six parts. They are all assembled in the same package, and fit the same footprint. The register maps are identical.




Figure 1. Logic Symbol

The devices come in 8- and 10-bit resolution versions (see Figure 2 for data alignment between 8- and 10-bit versions). Within each resolution version there are three models, offering three-line adaptive comb filtering, two-line adaptive

comb filtering, and simple decoding. The TMC22153A 10-bit three-line comb filter can be programmed to emulate any of the other parts. All prototyping can be performed with this version to evaluate performance tradeoffs, and lower-cost versions are easily substituted in production.

Input Processor

The digitized video and clocks provided to the decoder can be either locked to the line frequency or the subcarrier frequency of the digitized waveform, providing broadcast quality decoding from the NTSC square pixel rate of 12.27 MHz to the PAL four times subcarrier pixel rate of 17.73 MHz.

M	SB					LSB	
VI G/ B/0	A9 B9 'Y9 CB9 CR9	VA8 VB8 G/Y8 B/CB8 R/CR8	•••	VA2 VB2 G/Y2 B/CB2 R/CR2	VA1 VB1 G/Y1 B/CB1 R/CR1	VA0 VB0 G/Y0 B/CB0 R/CR0	10 bit
VI G/ B/0	A9 B9 Y9 CB9 CR9	VA8 VB8 G/Y8 B/CB8 R/CR8	•••	VA2 VB2 G/Y2 B/CB2 R/CR2	N/C N/C N/C N/C N/C	N/C N/C N/C N/C N/C	8 bit

Figure 2. Pixel Data Format

Inputs containing embedded GRS (Fairchild Video Input Processors), TRS words (D1 multiplexed component signals), and TRS-ID words (deserialized D2 signals) can be used to lock the internal horizontal and vertical state machines to the embedded information. If this information is not provided, external horizontal and vertical syncs are required for all line-locked input formats, and are optional for NTSC inputs locked to four times the subcarrier (4*Fsc). A simple sync separator is provided for digitized inputs locked to the subcarrier frequency: the internal sync separator locks to the mid point of syncs during the vertical field group, then flywheels during the active portion of the field. For this reason, the DHSYNC and DVSYNC operations are not guaranteed in subcarrier mode.

Adaptive Comb Filter

The line based adaptive comb filter in the TMC22x5yA adds or subtracts the high frequency data from three adjacent field lines to produce the average of the high frequency luminance by canceling the chrominance signals, which in flat fields of color are 180 degrees apart. Unfortunately flat fields of color are rare and, when vertical transitions in the picture occur, the output of the comb filter contains a mixture of both high frequency luminance and chrominance, at which time the comb fails. To avoid the comb filter artifacts that occur when this happens, three sets of error signals are sent to a user-programmable lookup table, allowing the output of the comb filter to be mixed with the output of an internal bandsplit decoder.

To produce these comb fail error signals, the video on each of the inputs to the comb filter is passed through a simple bandsplit decoder. The low-frequency portion of the signal is assumed to be luminance and the high frequency portion is processed as chrominance to find the magnitude and phase of the chrominance vector. These three components are then compared across the (0H & 1H) and (1H & 2H) taps of the comb filter to produce the difference in luminance, chrominance magnitude, and chrominance phase. These differences are then translated in the user-programmable lookup table to produce the "K" signal which controls the complementary mix between the output of the comb filter and the simple bandsplit decoder. That is, the "K" signals controls how much of the combed high frequency luminance signal is subtracted from the simple bandsplit chrominance for chroma combs, or added to the low frequency output of the bandsplit for luma comb filters.

Output Processor

The demodulated chrominance signal and the luminance signal are passed through a programmable output matrix, producing RGB, YUV, or YC_BC_R. When the clock is at 27MHz, a D1 signal can be produced on the R/V output with the embedded TRS words fixed to the external $\overline{\text{HSYNC}}$ and $\overline{\text{VSYNC}}$ timing.

Parallel and Serial Microprocessor Interfaces


The parallel microprocessor interface employs 12 pins, the serial port uses 5. A single pin, $\overline{\text{SER}}$, selects between the two interface modes.

In parallel interface mode, one address line is decoded for access to the internal control register and its pointer. Controls are reached by loading a desired address through the 8-bit D7-0 port, followed by the desired data (read or write) for that address. The control register address pointer auto-increments to address 3Fh and then remains there.

A 2-line serial interface may also be used for initialization and control. The same set of registers accessed by the parallel port is available to the serial port. The device address in the serial interface is selected via pins SA₂₋₀.

The **RESET** pin sets all internal state machines to their initialized conditions and places the decoder in a power-down mode. All register data are maintained while in power-down mode.

Pin Assignments



Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	G/Y ₁	26	R/Cr ₁	51	RESET	76	GND
2	G/Y ₀	27	R/Cr0	52	SET	77	VIDEOA ₀
3	LDV	28	GND	53	SER	78	VIDEOA ₁
4	GND	29	V _{DD}	54	SA ₀	79	VIDEOA ₂
5	Vdd	30	DREF	55	SA1	80	VIDEOA3
6	B/Cb9	31	FID ₀	56	SA ₂	81	VIDEOA4
7	B/Cb ₈	32	FID ₁	57	GND	82	VIDEOA5
8	B/Cb7	33	FID ₂	58	SDA	83	VIDEOA ₆
9	B/Cb ₆	34	DHSYNC	59	SCL	84	VIDEOA7
10	B/Cb ₅	35	DVSYNC	60	CS	85	VIDEOA8
11	B/Cb4	36	D ₀	61	R/W	86	VIDEOA9
12	B/Cb3	37	D1	62	A ₀	87	MASTER ₀
13	B/Cb ₂	38	D ₂	63	A ₁	88	MASTER1
14	B/Cb1	39	GND	64	GND	89	CLOCK
15	B/Cb ₀	40	VDD	65	Vdd	90	GND
16	GND	41	D ₃	66	VIDEOB0	91	V _{DD}
17	V _{DD}	42	D4	67	VIDEOB1	92	GND
18	R/Cr9	43	D ₅	68	VIDEOB ₂	93	G/Y9
19	R/Cr ₈	44	D ₆	69	VIDEOB3	94	G/Y ₈
20	R/Cr7	45	D7	70	VIDEOB4	95	G/Y7
21	R/Cr6	46	GND	71	VIDEOB5	96	G/Y ₆
22	R/Cr5	47	Vdd	72	VIDEOB6	97	G/Y ₅
23	R/Cr4	48	HSYNC	73	VIDEOB7	98	G/Y ₄
24	R/Cr ₃	49	VSYNC	74	VIDEOB8	99	G/Y ₃
25	R/Cr ₂	50	BUFFER	75	VIDEOB9	100	G/Y ₂

Pin Descriptions

Pin Name	Pin Number	Value	Pin Function Description
Inputs			•
VIDEOA9-0	86, 85, 84, 83, 82, 81, 80, 79, 78, 77	TTL	Video input A. An 8 or 10 bit data input to the input multiplexer. For 8-bit versions (TMC2205yA) the data are left-justified (VIDEOA9-2).
VIDEOB ₉₋₀	75, 74, 73, 72, 71, 70, 69, 68, 67, 66	TTL	Video input B. An 8 or 10 bit data input to the input multiplexer. For 8-bit versions (TMC2205yA) the data are left-justified (VIDEOB ₉₋₂).
VSYNC	49	TTL	Vertical sync input. A vertical sync signal (active low) occurring at the start of the first vertical sync pulse in a vertical field group. A falling edge of $\overline{\text{VSYNC}}$ which is coincident with a falling edge of $\overline{\text{HSYNC}}$ indicates field 1. This signal is active only when SPGIP ₁₋₀ = 00.
HSYNC	48	TTL	Horizontal sync input. A horizontal sync signal (active low) occurring at the falling edge of the video sync. This signal is active only when $SPGIP_{1-0} = 00$.
MASTER1-0	88, 87	TTL	Master decoder control.
			 Adaptive comb decoder Simple bandsplit decoder Reserved Flat notched luma and simple bandsplit chroma
BUFFER	50	TTL	Control register select. This signal switches between two sets of registers which control the gain or hue values in the output matrix. When BUFFER = 0, registers 17-1F are active. When BUFFER = 1, registers 27-2F take control.
CLOCK	89	TTL	Master processing clock. The clock signal can either be at twice the pixel data rate in the line locked modes, or at four times the subcarrier frequency in the subcarrier mode. The interpretation of the CLOCK signal is set by the CKSEL register bit.
SET	52	TTL	Programmable function pin. The function specified by the SET register is active when SET is low. The decoder returns to its previous operation when SET goes high.
Outputs			
G/Y9-0	93, 94, 95, 96, 97, 98, 99, 100, 1, 2	TTL	Green or Luminance digital output. For 8-bit versions (TMC2205yA) the data are left-justified (G/Y9-2).
B/C _{B9-0}	6, 7, 8, 9, 10, 11, 12, 13, 14, 15	TTL	Blue or C_B digital output. For 8-bit versions (TMC2205y) the data are left-justified (B/C _B 9-2).
R/CR9-0	18, 19, 20, 21, 22, 23, 24, 25, 26, 27	TTL	Red or C_R digital output. For 8-bit versions (TMC2205yA) the data are left-justified (R/C _{R 9-2}).
DVSYNC	35	TTL	Vertical sync output. The DVSYNC signal occurs once per field and lasts for 1 video line.
DHSYNC	34	TTL	Horizontal sync output. The DHSYNC signal occurs once per line and lasts for 64 clock periods.
LDV	3	TTL	Data synchronization output. LDV can be an internally or externally generated clock signal. The internal LDV signal is produced when the CLOCK input is at twice the pixel data rate (PXCK); and is a pixel data rate clock phase locked to the falling edge of the HSYNC. The external LDV can be selected under software control, and must be at the CLOCK, or a sub multiple of the CLOCK, frequency.

Pin Descriptions (cont.)

Pin Name	Pin Number	Value	Pin Function Description
DREF	30	TTL	Decoder reference signal. This is a dual function pin, controlled by register 24, that can function as an active video output indicator or output as a clamp pulse. When set to the active video output function, the DREF pin is HIGH during the video portion of each line and LOW during the horizontal and vertical blanking levels. When set to output a clamp pulse, the clamp pulse is controlled by register 24 and 25 allowing a user to program when a 0.5 μ Sec pulse is output relative to HSYNC.
FID2-0	33, 32, 31	TTL	Field identification output. A 3 bit field ident from the DRS signal.
μP Interface) 		
D7-0	45, 44, 43, 42, 41, 38, 37, 36	TTL	Parallel control port data I/O. All control parameters are loaded into and read back over this 8 bit data port.
A ₁₋₀	63, 62	TTL	Parallel control port address inputs. These pins govern whether the microprocessor interface selects a table/register address or reads/ writes table/register contents.
CS	60	TTL	Parallel control port chip select. When \overline{CS} is high the microprocessor interface port, D ₇₋₀ , is set to HIGH impedance and ignored. When \overline{CS} is LOW, the microprocessor can read or write parameters over D ₇₋₀ .
R/W	61	TTL	Parallel control port read/write control. When $\overline{R/W}$ and \overline{CS} are LOW, the microprocessor can write to the control registers or XLUT over D ₇₋₀ . When $\overline{R/W}$ is HIGH and \overline{CS} is LOW, it can read the contents of any selected XLUT address or control register over D ₇₋₀ .
RESET	51	TTL	Chip master reset. Bringing RESET LOW sets the software reset control bit, SRESET, LOW and disables the digital outputs. If HRESET is LOW the decoder outputs remain disabled after RESET goes HIGH until the SRESET bit is set high by the host. If HRESET is HIGH when RESET goes HIGH the decoder the internal state machines are enabled.
SER	53	TTL	Serial/parallel interface select. This pin will select between a parallel (HIGH) or serial (LOW) interface port.
SDA	58	R-Bus	Serial data interface. Bi-directional serial interface to the control port.
SCL	59	R-Bus	Serial interface clock.
SA2-0	56, 55, 54	TTL	Serial Address. Three bits providing the lsbs of the serial chip ID used to identify the decoder.
Power Supp	bly		
V _{DD}	5, 17, 29, 40, 47, 65, 91	+5 V	Power Supply. Positive power supply for digital circuits, +5V.
GND	4, 16, 28, 39, 46, 57, 64, 76, 90, 92	0.0 V	Ground. Ground for digital circuits, 0V.

Control Register Map

The TMC22x5yA is initialized and controlled by a set of registers which determine the operating modes.

An external controller is employed to write and read the Control Registers through either the 8-bit parallel or 2-line serial interface port. The parallel port, D7-0, is governed by pins \overline{CS} , $\overline{R/W}$, and A₁₋₀. The serial port is controlled by SDA and SCL.

Reg	Bit	Name	Function					
Global Control								
00	7	SRST	Software reset					
00	6	HRST	Hardware reset					
00	5-3	SET	SET pin function					
00	2	DHVEN	Output H&V sync enable					
00	1-0	STD	Selects video standard					
		Input Proce	essor Control					
01	7		reserved, set to zero					
01	6	IPMUX	Input mux control					
01	5	IP8B	8 bit input format					
01	4	TDEN	TRS detect enable					
01	3	TBLK	TRS blank enable					
01	2	IPCMSB	Chroma input msb invert					
01	1	ABMUX	AB mux control					
01	0	CKSEL	Input clock rate select					
		Burst Lo	op Control					
02	7	BLLRST	BLL auto. reset enable					
02	6	VIPEN	Video Input Processor enable					
02	5-4	LOCK	Global lock mode					
02	3	BLM	BLL lock mode					
02	2	KILD	Color kill disable					
02	1	DMODBY	Demod bypass					
02	0	CINT	CBCR interpolation enable					
		Chroma Pro	cessor Control					
03	7-5	BLFS	Burst loop filter select					
03	4	CCEN	Chroma coring enable					
03	3-2	CCOR	Chroma coring threshold					
03	1	GAUBY	Gaussian filter bypass					
03	0	GAUSEL	Gaussian filter select					
		Burst T	hreshold					
04	7-0	BTH	Burst threshold					
		Peo	destal					
05	7-0	PED	Pedestal level					

Dee	D:4	Nama	Function							
Reg	Bit	Name								
	Luma Processor Control									
06	7-6		reserved, set to zero							
06	5	ANEN	Adaptive notch enable							
06	4	ANR	Adaptive notch rounding							
06	3-2	ANT	Adaptive notch threshold							
06	1	ANSEL	Adaptive notch select							
06	0	NOTCH	Notch enable							
			essor Control							
07	7	LS1BY	Line store 1 bypass							
07	6	LS1IN	Line store 1 input							
07	5	LS2DLY	Line store 2 delay							
07	4	SPLIT	Line store 2 data width							
07	3	BSFBY	Bandsplit filter bypass							
07	2	BSFSEL	Bandsplit filter select							
07	1	BSFMSB	Inverts msb of bandsplit filter							
07	0	GRSDLY	Delays input to GRS decode by 1H							
		Mid-Sy	nc Level							
08	7-0	MIDS	Mid-sync level							
		Extend	ded DRS							
09	7-4	PCKF	Clock rate							
09	3-0	VSTD	Video standard							
		Output	t Control							
0A	7	OP8B	Output rounded to 8 bits							
0A	6-5	OPLMT	Output limit select							
0A	4-3	MSEN	Mixed sync enable							
0A	2	OPCMSB	Chroma output msb invert							
0A	1	YBAL	Luma color correction							
0A	0	BUREN	Output burst enable							
0B	7	FMT422	Enables CBCR output mux							
0B	6	CDEC	C _B C _R decimation enable							
0B	5	YUVT	Enables D1 output							
0B	4-2		reserved, set to zero							
0B	1	DRSEN	DRS output enable							
0B	0	DRSCK	DRS data rate							
	,		ter Control							
0C	7-6	ADAPT	Adaption mode							
00 0C	5	YCES	YC input error signal control							
0C	4	YCSEL	luma/chroma comb filter select							
0C	3-0	COMB	Comb filter architecture							

Reg	Bit	Name	Function
0D	5 ft 7-6	CEST	Chroma error signal
00	7-0		transform
0D	5	CESG	Chroma error signal gain
0D	4	YESG	Luma error signal gain
0D	3	CESTBY	Chroma error signal bypass
0D	2	XFEN	XLUT filter enable
0D	1	FAST	Adaption speed select
0D	0	YWBY	Luma weighting bypass
0E	7-6	XIP	XLUT input select
0E	5-4	XSF	XLUT special function
0E	3-2	YMUX	Y output select
0E	1-0	CMUX	C output select
0F	7		reserved, set to zero
0F	6-5	CAT	Adaption Threshold
0F	4	DCES	D1 CBCR error signal
0F	3-2	IPCF	Comb filter input select
0F	1	YCCOMP	YC or Composite input select
0F	0	SYNC	Sync processor select
		Sync Puls	e Generator
10	7-0	STS7-0	Sync to sync 8 lsbs
11	7-0	STB	Sync to burst
12	7-0	BTV	Burst to video
13	7-0	AV7-0	Active video line 8 lsbs
14	7-6		reserved, set to zero
14	5-4	AV9-8	Active video line 2 msbs
14	3		reserved, set to zero
14	2-0	STS ₁₀₋₈	Sync to sync 3 msbs
15	7		reserved, set to zero
15	6-2	VINDO	Number of lines in vertical window
15	1	VDIV	Action inside VINDO
15	0	VDOV	Action outside VINDO
16	7-6		reserved, set to zero
16	5-4	NFDLY	new field detect delay
16	3-2	SPGIP	SPG input select
16	1-0	MSIP	Mixed sync separator input select
	Ad		egister set 0 FFER pin set LOW
17	7-0	SG07-0	Msync gain, 8 lsbs
⊢		X00	V main O laha
18	7-0	YG07-0	Y gain, 8 lsbs

IA 7-0 VG07-0 V gain, 8 lsbs 1B 7-6 YG09-8 Y gain, 2 msbs 1B 5-3 UG010-8 U gain, 3 msbs 1B 2 reserved, set to zero 1B 1-0 VG09-8 V gain, 2 msbs 1C 7-0 YOFF07-0 Y offset, 8 lsbs 1D 7-3 reserved, set to zero 1D 7-3 reserved, set to zero 1D 7-0 YOFF08 Y offset, msb 1D 1-0 SG07-0 Msync gain, 2 msbs 1E 7-1 SYSPH06-0 7 lsbs of phase 1E 7-1 SYSPH014-7 8 msbs of phase 1E 7-0 SYSPH014-7 8 msbs of fsc 20 7-4 FSC3-0 Bottom 4 bits of fsc 20 7-4 FSC3-0 Top 8 bits of fsc 21 7-0 FSC1-1-4 Lower 8 bits of fsc 22 7-0 FSC27-20 Top 8 bits of fsc 23 7-0 FSC27-20		Pog Bit Namo Eunction											
1B 7-6 YG09-8 Y gain, 2 msbs 1B 5-3 UG010-8 U gain, 3 msbs 1B 2 reserved, set to zero 1B 1-0 VG09-8 V gain, 2 msbs 1C 7-0 YOFF07-0 Y offset, 8 lsbs 1D 7-3 reserved, set to zero 1D 2 YOFF08 Y offset, msb 1D 1-0 SG07-0 Msync gain, 2 msbs 1E 7-1 SYSPH06-0 7 lsbs of phase 1E 7-4 SS2PH014-7 8 msbs of phase 1E 0 VAXISO V axis flip 1F 7-0 SYSPH04-0 7 lsbs of phase Vermalized Subcerrier Frequency 20 7-4 FSC3-0 Bottom 4 bits of fSC 20 7-4 FSC3-0 Bottom 4 bits of fSC 22 7-0 FSC1-4 Lower 8 bits of fSC 21 7-0 FSC27-20 Top 8 bits of fSC 23 7-0 FSC27-20 Top 8 bits of fSC 24 7	Reg	Bit	Name	Function									
1B 5-3 UG010-8 U gain, 3 msbs 1B 2 reserved, set to zero 1B 1-0 VG09-8 V gain, 2 msbs 1C 7-0 YOFF07-0 Y offset, 8 lsbs 1D 7-3 reserved, set to zero 1D 2 YOFF08 Y offset, msb 1D 1-0 SG07-0 Msync gain, 2 msbs 1E 7-1 SYSPH06-0 7 lsbs of phase 1E 0 VAXISO V axis flip 1F 7-0 SYSPH014-7 8 msbs of phase 1E 0 VAXISO V axis flip 1F 7-0 SYSPH014-7 8 msbs of phase 20 7-4 FSC3-0 Bottom 4 bits of fSC 20 3-0 reserved, set to zero 21 21 7-0 FSC1-4 Lower 8 bits of fSC 22 7-0 FSC27-20 Top 8 bits of fSC 23 7-0 FSC27-20 Top 8 bits of fSC 24 7 DRFSEL				-									
1B 2 reserved, set to zero 1B 1-0 VG09-8 V gain, 2 msbs 1C 7-0 YOFF07-0 Y offset, 8 lsbs 1D 7-3 reserved, set to zero 1D 2 YOFF08 Y offset, msb 1D 1-0 SG07-0 Msync gain, 2 msbs 1E 7-1 SYSPH06-0 7 lsbs of phase 1E 0 VAXISO V axis flip 1F 7-0 SYSPH014-7 8 msbs of phase Normalized Subcarrier Frequency 20 7-4 FSC3-0 Bottom 4 bits of fSC 20 7-4 FSC1-4 Lower 8 bits of fSC 21 7-0 FSC11-4 Lower 8 bits of fSC 22 7-0 FSC27-20 Top 8 bits of fSC 23 7-0 FSC27-20 Top 8 bits of fSC 24 7 DRFSEL Clamp pulse enable 24 5-4 CLPSEL1-0 Int. clamp selection 24 5-0 DPCHPTP Clamp offs													
1B 1-0 VG09-8 V gain, 2 msbs 1C 7-0 YOFF07-0 Y offset, 8 lsbs 1D 7-3 reserved, set to zero 1D 2 YOFF08 Y offset, msb 1D 1-0 SG07-0 Msync gain, 2 msbs 1E 7-1 SYSPH06-0 7 lsbs of phase 1E 0 VAXISO V axis flip 1F 7-0 SYSPH014-7 8 msbs of phase Normalized Subcarrier Frequency 20 7-4 FSC3-0 Bottom 4 bits of fSC 20 3-0 reserved, set to zero 21 21 7-0 FSC11-4 Lower 8 bits of fSC 22 7-0 FSC27-20 Top 8 bits of fSC 23 7-0 FSC27-20 Top 8 bits of fSC 24 7 DRFSEL Clamp pulse enable 24 5-4 CLPSEL1-0 Int. clamp selection 24 5 COUPLY7-0 Clamp bypass 24 2-0 BAND2-0	1B	5-3	UG010-8	U gain, 3 msbs									
1C 7-0 YOFF07-0 Y offset, 8 lsbs 1D 7-3 reserved, set to zero 1D 2 YOFF08 Y offset, msb 1D 1-0 SG07-0 Msync gain, 2 msbs 1E 7-1 SYSPH06-0 7 lsbs of phase 1E 0 VAXISO V axis flip 1F 7-0 SYSPH014-7 8 msbs of phase Normalized Subcarrier Frequency 20 7-4 FSC3-0 Bottom 4 bits of fSC 20 7-4 FSC11-4 Lower 8 bits of fSC 21 7-0 FSC11-4 Lower 8 bits of fSC 22 7-0 FSC27-20 Top 8 bits of fSC 23 7-0 FSC27-20 Top 8 bits of fSC 24 7 DRFSEL Clamp pulse enable 24 5 CLPSEL1-0 Int. clamp selection 24 5 VCLPEN Clamp pulse delay Output Format Control 26 7-6 reserved, set to zero 26 </td <td>1B</td> <td></td> <td></td> <td colspan="5"></td>	1B												
1D 7-3 reserved, set to zero 1D 2 YOFF08 Y offset, msb 1D 1-0 SG07-0 Msync gain, 2 msbs 1E 7-1 SYSPH06-0 7 lsbs of phase 1E 0 VAXISO V axis flip 1F 7-0 SYSPH014-7 8 msbs of phase Normalized Subcraft Frequency 20 7-4 FSC3-0 Bottom 4 bits of fSC 20 7-4 FSC1-4 Lower 8 bits of fSC 20 3-0 reserved, set to zero 21 7-0 FSC11-4 Lower 8 bits of fSC 22 7-0 FSC19-12 Middle 8 bits of fSC 23 7-0 FSC27-20 Top 8 bits of fSC 24 7 DRFSEL Clamp pulse enable 24 7 DRFSEL Clamp bypass 24 2-0 BAND2-0 Clamp pulse delay Output Format Control 26 7-6 reserved, set to zero 26 7-6	1B	1-0	VG09-8	V gain, 2 msbs									
1D 2 YOFF08 Y offset, msb 1D 1-0 SG07-0 Msync gain, 2 msbs 1E 7-1 SYSPH06-0 7 lsbs of phase 1E 0 VAXISO V axis flip 1F 7-0 SYSPH014-7 8 msbs of phase Normalized Sub-criter Frequency 20 7-4 FSC3-0 Bottom 4 bits of fSC 20 3-0 reserved, set to zero 21 7-0 FSC11-4 Lower 8 bits of fSC 22 7-0 FSC27-20 Top 8 bits of fSC 23 7-0 FSC27-20 Top 8 bits of fSC Clamp Control 24 7 DRFSEL Clamp pulse enable 24 6 PFLTBY Phase filter enable 24 5-4 CLPSEL1-0 Int. clamp selection 24 2-0 BAND2-0 Clamp offset 25 7-0 CPDLY7-0 Clamp pulse delay Output Format Control 26 7-6 re	1C	7-0	YOFF07-0	Y offset, 8 lsbs									
1D 1-0 SG07-0 Msync gain, 2 msbs 1E 7-1 SYSPH06-0 7 lsbs of phase 1E 0 VAXISO V axis flip 1F 7-0 SYSPH014-7 8 msbs of phase Normalized Subcarrier Frequency 20 7-4 FSC3-0 Bottom 4 bits of fSC 20 3-0 reserved, set to zero 21 7-0 FSC19-12 Middle 8 bits of fSC 22 7-0 FSC19-12 Middle 8 bits of fSC 23 7-0 FSC27-20 Top 8 bits of fSC Clamp Control 24 7 DRFSEL Clamp pulse enable 24 6 PFLTBY Phase filter enable 24 5-4 CLPSEL1-0 Int. clamp selection 24 2-0 BAND2-0 Clamp offset 25 7-0 CPDLY7-0 Clamp pulse delay Output Format Control 26 7-6 reserved, set to zero 26 1 OPCKS	1D	7-3		reserved, set to zero									
1E 7-1 SYSPH06-0 7 Isbs of phase 1E 0 VAXISO V axis flip 1F 7-0 SYSPH014-7 8 msbs of phase Normalized Subcarrier Frequency 20 7-4 FSC3-0 Bottom 4 bits of fSC 20 3-0 reserved, set to zero 21 7-0 FSC11-4 Lower 8 bits of fSC 22 7-0 FSC19-12 Middle 8 bits of fSC 23 7-0 FSC27-20 Top 8 bits of fSC Clamp Control 24 7 DRFSEL Clamp pulse enable 24 7 DRFSEL Clamp bypass 24 6 PFLTBY Phase filter enable 24 5-4 CLPSEL1-0 Int. clamp selection 24 3 VCLPEN Clamp offset 25 7-0 CPDLY7-0 Clamp pulse delay Output Format Control 26 5 LDVIO LDV clock select 26 5 DPCEN	1D	2	YOFF08	Y offset, msb									
1E 0 VAXISO V axis flip 1F 7-0 SYSPH014-7 8 msbs of phase Normalized Subcarrier Frequency 20 7-4 FSC3-0 Bottom 4 bits of fSC 20 3-0 reserved, set to zero 21 7-0 FSC11-4 Lower 8 bits of fSC 22 7-0 FSC19-12 Middle 8 bits of fSC 23 7-0 FSC27-20 Top 8 bits of fSC Clamp Control 24 7 DRFSEL Clamp pulse enable 24 6 PFLTBY Phase filter enable 24 5-4 CLPSEL1-0 Int. clamp selection 24 3 VCLPEN Clamp pulse delay Output Format Control 26 7-6 reserved, set to zero 26 5 LDVIO LDV clock select 26 3 DPCEN Decoder product code 26 2-0 DPC Decoder product code 26 2-0 DPC <t< td=""><td>1D</td><td>1-0</td><td>SG07-0</td><td>Msync gain, 2 msbs</td></t<>	1D	1-0	SG07-0	Msync gain, 2 msbs									
1F 7-0 SYSPH014-7 8 msbs of phase Normalized Subcarrier Frequency 20 7-4 FSC3-0 Bottom 4 bits of fSC 20 3-0 reserved, set to zero 21 7-0 FSC11-4 Lower 8 bits of fSC 22 7-0 FSC19-12 Middle 8 bits of fSC 23 7-0 FSC27-20 Top 8 bits of fSC 24 7 DRFSEL Clamp pulse enable 24 6 PFLTBY Phase filter enable 24 6 PFLTBY Phase filter enable 24 3 VCLPEN Clamp bypass 24 2-0 BAND2-0 Clamp pulse delay 24 2-0 BAND2-0 Clamp pulse delay Dutput Format Control 26 7-6 reserved, set to zero 26 7-6 reserved, set to zero 26 26 3 DPCEN Dupt clock select 26 3 DPCEN Decoder product code 27 7-0 SG17-	1E	7-1	SYSPH06-0	7 lsbs of phase									
Normalized Subcarrier Frequency207-4FSC3-0Bottom 4 bits of fSC203-0reserved, set to zero217-0FSC11-4Lower 8 bits of fSC227-0FSC19-12Middle 8 bits of fSC237-0FSC27-20Top 8 bits of fSCClamp Control247DRFSELClamp pulse enable246PFLTBYPhase filter enable246PFLTBYPhase filter enable243VCLPENClamp bypass242-0BAND2-0Clamp offset257-0CPDLY7-0Clamp pulse delayOutput Format Control267-6reserved, set to zero265LDVIOLDV clock select263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1Active when BUFFER pin set HIGH277-0SG17-0Msync gain, 8 lsbs287-0VG17-0V gain, 8 lsbs297-0UG17-0V gain, 8 lsbs287-6YG19-8Y gain, 2 msbs281-0VG19-8V gain, 2 msbs291-0VG19-8V gain, 2 msbs292-0VG19-8V gain, 2 msbs292-0VG19-8V gain, 2 msbs292-0VG19-8V gain, 2 msbs291-0VG19-8V gain, 2 msbs <td>1E</td> <td>0</td> <td>VAXISO</td> <td>V axis flip</td>	1E	0	VAXISO	V axis flip									
20 7-4 FSC3-0 Bottom 4 bits of fSC 20 3-0 reserved, set to zero 21 7-0 FSC11-4 Lower 8 bits of fSC 22 7-0 FSC19-12 Middle 8 bits of fSC 23 7-0 FSC27-20 Top 8 bits of fSC Clamp Control 24 7 DRFSEL Clamp pulse enable 24 6 PFLTBY Phase filter enable 24 6 PFLTBY Phase filter enable 24 5-4 CLPSEL1-0 Int. clamp selection 24 3 VCLPEN Clamp bypass 24 2-0 BAND2-0 Clamp pulse delay Output Format Control 26 7-6 reserved, set to zero 26 5 LDVIO LDV clock select 26 3 DPCEN DPC enable 26 2-0 DPC Decoder product code Buffered register set 1 Active when BUFFER pin set HIGH	1F	7-0	SYSPH014-7	8 msbs of phase									
20 3-0 reserved, set to zero 21 7-0 FSC11-4 Lower 8 bits of fSC 22 7-0 FSC19-12 Middle 8 bits of fSC 23 7-0 FSC27-20 Top 8 bits of fSC 23 7-0 FSC27-20 Top 8 bits of fSC Clamp Control 24 7 DRFSEL Clamp pulse enable 24 6 PFLTBY Phase filter enable 24 6 PFLTBY Phase filter enable 24 5-4 CLPSEL1-0 Int. clamp selection 24 3 VCLPEN Clamp offset 25 7-0 CPDLY7-0 Clamp pulse delay Output Format Control 26 7-6 reserved, set to zero 26 5 LDVIO LDV clock select 26 3 DPCEN DPC enable 26 2-0 DPC Decoder product code Buffered register set 1 Active when BUFFER pin set HIGH 27 7-0 <td></td> <td>No</td> <td>rmalized Sub</td> <td>carrier Frequency</td>		No	rmalized Sub	carrier Frequency									
217-0FSC11-4Lower 8 bits of fSC227-0FSC19-12Middle 8 bits of fSC237-0FSC27-20Top 8 bits of fSCClamp Control247DRFSELClamp pulse enable246PFLTBYPhase filter enable246PFLTBYPhase filter enable245-4CLPSEL1-0Int. clamp selection243VCLPENClamp bypass242-0BAND2-0Clamp pulse delay257-0CPDLY7-0Clamp pulse delayOutput Format Control267-6reserved, set to zero265LDVIOLDV clock select263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1Active when BUFFER pin set HIGH277-0SG17-0Msync gain, 8 lsbs287-0VG17-0V gain, 8 lsbs297-0UG17-0V gain, 2 msbs285-3UG110-8U gain, 3 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs297-0VG19-8V gain, 3 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs282reserved, set to zero291-0VG19-8V gain, 2 msbs2920VOFF17-0Y offset, 8 lsbs	20	7-4	FSC ₃₋₀	Bottom 4 bits of fSC									
227-0FSC19-12Middle 8 bits of fSC237-0FSC27-20Top 8 bits of fSCClamp Control247DRFSELClamp pulse enable246PFLTBYPhase filter enable246PFLTBYPhase filter enable245-4CLPSEL1-0Int. clamp selection243VCLPENClamp bypass242-0BAND2-0Clamp offset257-0CPDLY7-0Clamp pulse delayOutput Format Control267-6reserved, set to zero265LDVIOLDV clock select263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1Active when BUFFER pin set HIGH277-0SG17-0Msync gain, 8 lsbs287-0YG17-0Y gain, 8 lsbs297-0UG17-0U gain, 3 msbs285-3UG110-8U gain, 3 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs207-0YOF17-0Y offset, 8 lsbs	20	3-0		reserved, set to zero									
237-0FSC27-20Top 8 bits of fSCClamp Control247DRFSELClamp pulse enable246PFLTBYPhase filter enable246PFLTBYPhase filter enable245-4CLPSEL1-0Int. clamp selection243VCLPENClamp bypass242-0BAND2-0Clamp offset257-0CPDLY7-0Clamp pulse delayOutput Format Control267-6reserved, set to zero265LDVIOLDV clock select263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1Active when BUFFER pin set HIGH277-0SG17-0Msync gain, 8 lsbs287-0YG17-0V gain, 8 lsbs287-6YG19-8Y gain, 2 msbs285-3UG110-8U gain, 3 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs207-0YOFF17-0Y offset, 8 lsbs	21	7-0	FSC11-4	Lower 8 bits of fSC									
Clamp Control247DRFSELClamp pulse enable246PFLTBYPhase filter enable245-4CLPSEL1-0Int. clamp selection243VCLPENClamp bypass242-0BAND2-0Clamp offset257-0CPDLY7-0Clamp pulse delayOutput Format Control267-6reserved, set to zero265LDVIOLDV clock select264OPCKSOutput clock select263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1Active when BUFFER pin set HIGH277-0SG17-0Msync gain, 8 lsbs287-0VG17-0V gain, 8 lsbs287-6YG19-8Y gain, 2 msbs285-3UG110-8U gain, 3 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs207-0YOFF17-0Y offset, 8 lsbs	22	7-0	FSC19-12	Middle 8 bits of fSC									
247DRFSELClamp pulse enable246PFLTBYPhase filter enable246PFLTBYPhase filter enable245-4CLPSEL1-0Int. clamp selection243VCLPENClamp bypass242-0BAND2-0Clamp offset257-0CPDLY7-0Clamp pulse delayOutput Format Control267-6reserved, set to zero265LDVIOLDV clock select264OPCKSOutput clock select263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1Active when BUFFER pin set HIGH277-0SG17-0Msync gain, 8 lsbs287-0VG17-0V gain, 8 lsbs297-0UG17-0V gain, 8 lsbs287-6YG19-8Y gain, 2 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs2C7-0YOFF17-0Y offset, 8 lsbs	23	7-0	FSC27-20	Top 8 bits of fSC									
246PFLTBYPhase filter enable245-4CLPSEL1-0Int. clamp selection243VCLPENClamp bypass242-0BAND2-0Clamp offset257-0CPDLY7-0Clamp pulse delayOutput Format Control267-6reserved, set to zero265LDVIOLDV clock select264OPCKSOutput clock select263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1Active when BUFFER pin set HIGH277-0SG17-0Msync gain, 8 lsbs287-0VG17-0V gain, 8 lsbs297-0UG17-0V gain, 8 lsbs287-6YG19-8Y gain, 2 msbs282reserved, set to zero281-0VG19-8V gain, 3 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs292reserved, set to zero281-0VG19-8V gain, 2 msbs292reserved, set to zero281-0VG19-8V gain, 2 msbs292reserved, set to zero281-0YOFF17-0Y offset, 8 lsbs			Clamp	Control									
245-4CLPSEL1-0Int. clamp selection243VCLPENClamp bypass242-0BAND2-0Clamp offset257-0CPDLY7-0Clamp pulse delayOutput Format Control267-6reserved, set to zero265LDVIOLDV clock select264OPCKSOutput clock select263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1Active when BUFFER pin set HIGH277-0SG17-0Msync gain, 8 lsbs287-0VG17-0V gain, 8 lsbs297-0UG17-0V gain, 3 lsbs287-6YG19-8Y gain, 2 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs281-0VG19-8V gain, 2 msbs292reserved, set to zero282reserved, set to zero282Y Gain, 2 msbs291-0VG19-8V gain, 2 msbs291-0VG19-8V gain, 2 msbs292Y Gain, 2 msbs292Y Gain, 2 msbs293UG110-8U gain, 3 msbs292Y Gain, 2 msbs293Y Gain, 2 msbs293Y Gain, 2 msbs304Y Y Y Y FI7-0314Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	24	7	DRFSEL	Clamp pulse enable									
243VCLPENClamp bypass242-0BAND2-0Clamp offset257-0CPDLY7-0Clamp pulse delayOutput Format Control267-6reserved, set to zero265LDVIOLDV clock select264OPCKSOutput clock select263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1267-0SG17-0277-0SG17-0Y gain, 8 lsbs287-0YG17-0Y gain, 8 lsbs297-0UG17-0V gain, 8 lsbs287-6YG19-8Y gain, 2 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs281-0VG19-8V gain, 2 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs207-0YOFF17-0Y offset, 8 lsbs	24	6	PFLTBY	Phase filter enable									
242-0BAND2-0Clamp offset257-0CPDLY7-0Clamp pulse delayOutput Format Control267-6reserved, set to zero265LDVIOLDV clock select264OPCKSOutput clock select263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1267-0SG17-0277-0SG17-0Msync gain, 8 lsbs287-0YG17-0Y gain, 8 lsbs297-0UG17-0U gain, 8 lsbs287-6YG19-8Y gain, 2 msbs282reserved, set to zero281-0VG19-8V gain, 3 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs207-0YOFF17-0Y offset, 8 lsbs	24	5-4	CLPSEL1-0	Int. clamp selection									
257-0CPDLY7-0Clamp pulse delayOutput Format Control267-6reserved, set to zero265LDVIOLDV clock select264OPCKSOutput clock select263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1277-0SG17-0Active when BUFFER pin set HIGH27277-0SG17-0287-0YG17-0297-0UG17-0287-6YG19-8295-3UG110-8282reserved, set to zero281-0VG19-8V gain, 2 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs207-0YOFF17-0Y offset, 8 lsbs	24	3	VCLPEN	Clamp bypass									
Output Format Control267-6reserved, set to zero265LDVIOLDV clock select264OPCKSOutput clock select263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1Active when BUFFER pin set HIGH277-0SG17-0287-0YG17-0Y gain, 8 lsbs297-0UG17-0U gain, 8 lsbs287-6YG19-8Y gain, 2 msbs285-3UG110-8U gain, 3 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs282reserved, set to zero281-0YOFF17-0Y offset, 8 lsbs	24	2-0	BAND2-0										
267-6reserved, set to zero265LDVIOLDV clock select264OPCKSOutput clock select263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1Active when BUFFER pin set HIGH277-0SG17-0287-0YG17-0Y gain, 8 lsbs297-0UG17-0U gain, 8 lsbs287-6YG19-8Y gain, 2 msbs285-3UG110-8U gain, 3 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs227-0YOFF17-0Y offset, 8 lsbs	25	7-0	CPDLY7-0	Clamp pulse delay									
265LDVIOLDV clock select264OPCKSOutput clock select263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1 Active when BUFFER pin set HIGH277-0SG17-0Msync gain, 8 lsbs287-0YG17-0Y gain, 8 lsbs297-0UG17-0U gain, 8 lsbs287-6YG19-8Y gain, 2 msbs285-3UG110-8U gain, 3 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs282reserved, set to zero281-0YOFF17-0Y offset, 8 lsbs			Output For	rmat Control									
264OPCKSOutput clock select263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1 Active when BUFFER pin set HIGH277-0SG17-0Msync gain, 8 lsbs287-0YG17-0Y gain, 8 lsbs297-0UG17-0U gain, 8 lsbs287-6YG19-8Y gain, 2 msbs285-3UG110-8U gain, 3 msbs282reserved, set to zero281-0VG19-8V gain, 2 msbs207-0YOFF17-0Y offset, 8 lsbs	26	7-6		reserved, set to zero									
263DPCENDPC enable262-0DPCDecoder product codeBuffered register set 1Active when BUFFER pin set HIGH277-0SG17-0Msync gain, 8 lsbs287-0YG17-0Y gain, 8 lsbs297-0UG17-0U gain, 8 lsbs2A7-0VG17-0V gain, 2 msbs2B7-6YG19-8Y gain, 2 msbs2B2reserved, set to zero2B1-0VG19-8V gain, 2 msbs2C7-0YOFF17-0Y offset, 8 lsbs	26	5	LDVIO	LDV clock select									
262-0DPCDecoder product codeBuffered register set 1 Active when BUFFER pin set HIGH277-0SG17-0Msync gain, 8 lsbs287-0YG17-0Y gain, 8 lsbs297-0UG17-0U gain, 8 lsbs2A7-0VG17-0V gain, 8 lsbs2B7-6YG19-8Y gain, 2 msbs2B2reserved, set to zero2B1-0VG19-8V gain, 2 msbs2C7-0YOFF17-0Y offset, 8 lsbs	26	4	OPCKS	Output clock select									
Buffered register set 1 Active when BUFFER pin set HIGH 27 7-0 SG17-0 Msync gain, 8 lsbs 28 7-0 YG17-0 Y gain, 8 lsbs 29 7-0 UG17-0 U gain, 8 lsbs 2A 7-0 VG17-0 V gain, 2 lsbs 2B 7-6 YG19-8 Y gain, 2 msbs 2B 5-3 UG110-8 U gain, 3 msbs 2B 2 reserved, set to zero 2B 1-0 VG19-8 V gain, 2 msbs 2C 7-0 YOFF17-0 Y offset, 8 lsbs	26	3	DPCEN	DPC enable									
Active when BUFFER pin set HIGH 27 7-0 SG17-0 Msync gain, 8 lsbs 28 7-0 YG17-0 Y gain, 8 lsbs 29 7-0 UG17-0 U gain, 8 lsbs 2A 7-0 VG17-0 V gain, 8 lsbs 2B 7-6 YG19-8 Y gain, 2 msbs 2B 5-3 UG110-8 U gain, 3 msbs 2B 2 reserved, set to zero 2B 1-0 VG19-8 V gain, 2 msbs 2C 7-0 YOFF17-0 Y offset, 8 lsbs	26	2-0	DPC	Decoder product code									
27 7-0 SG17-0 Msync gain, 8 lsbs 28 7-0 YG17-0 Y gain, 8 lsbs 29 7-0 UG17-0 U gain, 8 lsbs 2A 7-0 VG17-0 V gain, 8 lsbs 2B 7-6 YG19-8 Y gain, 2 msbs 2B 5-3 UG110-8 U gain, 3 msbs 2B 2 reserved, set to zero 2B 1-0 VG19-8 V gain, 2 msbs 2C 7-0 YOFF17-0 Y offset, 8 lsbs			Buffered r	egister set 1									
28 7-0 YG17-0 Y gain, 8 lsbs 29 7-0 UG17-0 U gain, 8 lsbs 2A 7-0 VG17-0 V gain, 8 lsbs 2B 7-6 YG19-8 Y gain, 2 msbs 2B 5-3 UG110-8 U gain, 3 msbs 2B 2 reserved, set to zero 2B 1-0 VG19-8 V gain, 2 msbs 2C 7-0 YOFF17-0 Y offset, 8 lsbs		Ac											
29 7-0 UG17-0 U gain, 8 lsbs 2A 7-0 VG17-0 V gain, 8 lsbs 2B 7-6 YG19-8 Y gain, 2 msbs 2B 5-3 UG110-8 U gain, 3 msbs 2B 2 reserved, set to zero 2B 1-0 VG19-8 V gain, 2 msbs 2C 7-0 YOFF17-0 Y offset, 8 lsbs	27	7-0	SG17-0	Msync gain, 8 lsbs									
2A 7-0 VG17-0 V gain, 8 lsbs 2B 7-6 YG19-8 Y gain, 2 msbs 2B 5-3 UG110-8 U gain, 3 msbs 2B 2 reserved, set to zero 2B 1-0 VG19-8 V gain, 2 msbs 2C 7-0 YOFF17-0 Y offset, 8 lsbs	28	7-0	YG17-0	Y gain, 8 Isbs									
2B 7-6 YG19-8 Y gain, 2 msbs 2B 5-3 UG110-8 U gain, 3 msbs 2B 2 reserved, set to zero 2B 1-0 VG19-8 V gain, 2 msbs 2C 7-0 YOFF17-0 Y offset, 8 lsbs	29	7-0	UG17-0	U gain, 8 Isbs									
2B 5-3 UG110-8 U gain, 3 msbs 2B 2 reserved, set to zero 2B 1-0 VG19-8 V gain, 2 msbs 2C 7-0 YOFF17-0 Y offset, 8 lsbs	2A	7-0	VG17-0	V gain, 8 lsbs									
2B 2 reserved, set to zero 2B 1-0 VG19-8 V gain, 2 msbs 2C 7-0 YOFF17-0 Y offset, 8 lsbs	2B	7-6	YG19-8	Y gain, 2 msbs									
2B 1-0 VG19-8 V gain, 2 msbs 2C 7-0 YOFF17-0 Y offset, 8 lsbs	2B	5-3	UG110-8	U gain, 3 msbs									
2C 7-0 YOFF17-0 Y offset, 8 lsbs	2B	2		reserved, set to zero									
	2B	1-0	VG19-8	V gain, 2 msbs									
2D 7-3 reserved, set to zero	2C	7-0	YOFF17-0	Y offset, 8 lsbs									
	2D	7-3		reserved, set to zero									

Preliminary Information

Reg Bit Name Function										
2D	2	YOFF18	Y offset, msb							
2D	1-0	SG17-0	Msync gain, 2 msbs							
2E	7-1	SYSPH16-0	7 lsbs of phase							
2E	0	VAXIS1	V axis flip							
2F	7-0	SYSPH114-7	8 msbs of phase							
			easurement							
30	7		set to zero							
30	6	LGF	Line grab flag							
30	5	LGEN	Line grab enable							
30	4	LGEXT	Ext line grab enable							
30	3		reserved, set to zero							
30	2	PGG	Pixel grab gate							
30	1	PGEN	Pixel grab enable							
30	0	PGEXT	Ext pixel grab enable							
31	7-0	PG7-0	Pixel grab, 8 lsbs							
32	7-0	LG7-0	Line grab, 8 lsbs							
33	7		reserved, set to zero							
33	6-4	FG	Field grab number							
33	3	LG ₈	Msb of line grab							
33	2-0	PG10-8	Pixel grab, 3 msbs							
34	7-0	GY9-2	G/Y grab, 8 msbs							
35	7-0	BU9-2	B/U grab, 8 msbs							
36	7-0	RV9-2	R/V grab, 8 msbs							
37	7-6		reserved							
37	5-4	GY ₁₋₀	G/Y grab, 2 lsbs							
37	3-2	BU1-0	B/U grab, 2 lsbs							
37	1-0	RV1-0	R/V grab, 2 lsbs							
38	7-0	Y9-2	Luma grab, 8 msbs							
39	7-0	M9-2	Msync grab, 8 msbs							
ЗA	7-0	U9-2	U grab, 8 msbs							
3B	7-0	V9-2	V grab, 8 msbs							
3C	7-6	Y ₁₋₀	Luma grab, 2 lsbs							
3C	5-4	M1-0	Msync grab, 2 lsbs							
3C	3-2	U ₁₋₀	U grab, 2 lsbs							
3C	1-0	V1-0	V grab, 2 lsbs							
		Test	Control							
3D	7-0	TEST	Must be set to zero							
3E	7-0	TEST	Must be set to zero							
Vertical Blanking Control										
3F	7	VBIT20	V bit control							
3F	6	PEDDIS	Pedestal control							
3F	5-0	CCDEN ₅₋₀	Closed caption control							
		Auto-increme	ent stops at 3F							

Reg	Bit	Name	Function
		Status -	Read Only
40	7-0	DDSPH	DDS phase, 8 msbs
41	7	LINEST	Pixel count reset
41	6	BGST	Start of burst gate
41	5	VACT2	Half line flag
41	4	PALODD	PAL Ident
41	3	VFLY	Vertical count reset
41	2	FGRAB	Field grab
41	1	LGRAB	Line grab
41	0	PGRAB	Pixel grab
42	7	FLD	Field flag (F in D1 output)
42	6	VBLK	Vertical blanking (V in D1 output)
42	5	HBLK	Horizontal blanking (H in D1 output)
42	4-0	LID	Line identification
43	7	YGO	Y/G overflow
43	6	YGU	Y/G underflow
43	5	UBO	C _B /B overflow
43	4	UBU	CB/B underflow
43	3	VRO	C _R /R overflow
43	2	VRU	CR/R underflow
43	1-0		reserved
44	7	MONO	Color kill active
44	6-0	FPERR	Frequency/Phase error
45	7-0	DRS	DRS signal
46	7-0	PARTID	Reads back xxh
47	7-0	REVID	Revision number
48- 4A	7-0		reserved
4B	7	PKILL	Phase kill from comb fail
4B	6-5	CFSTAT	Comb filter status
4B	4-0	ХОР	XLUT output
4C- FF	7-0		reserved
Notes	_		

Notes:

1. Functions are listed in the order of reading and writing.

2. For each register listed above up to register 3F, all bits not specified are reserved and must be set to zero to ensure proper operation.

Control Register Definitions

Global Control Register (00)

7		6	5	4	3	2	1	0					
SRS	ST	HRST		SET		DHVEN	S	TD					
Reg	Bit	Name	Des	cription									
00	7	SRST	disal	Software reset. When LOW, resets and holds internal state machines and disables outputs. When HIGH (normal), starts and runs state machines and enables outputs. This bit is ignored while HRST is high.									
00	6	HRST	is tal RES disal	ken LOW. Stat ET pin can be pled until SRS	/hen HRST is H e machines ard taken HIGH at T is programme oled as soon as	e reset and he any time. The ed HIGH. Whe	ld. When HRS state machin n HRST is hig	T is low the es remain h the state					
00	5-3	SET	low. A = a B = i	pin function. all outputs high nternal state n ourst locked lo	nachines	trol the set fund	ction when the	SET pin goes					
			SE	T Functior	า								
			000) Reset an	d hold A, B, &	C.							
			00,	001 Set output to BLUE and flywheel B & C. (RGB outputs) Set output to "color" and flywheel B & C (YCBCR outputs)									
			010	010 Hold A, lock B & C to external input									
			01	Reset C	only								
			100) Reset B	& C								
			10'	I Set outpu	ut to BLUE and	l lock B & C to	input video (R	GB output)					
			11() Line and	pixel grab dep	ending on VM	CR ₆₋₀ (reg 30))					
			11*		eset function of ration will chan a.								
				first SET pulse es a toggle to	e after a softwa SET = 010.	re or hardware	e reset, with S	ET = 111,					
00	2	DHVEN	Out HIGI		enable. Disab	les DHSYNC a	and DVSYNC	signals when					
00	1-0	STD			ndard. Selects	video standar	d.						
			SE	T Functior	1								
			00	NTSC									
			01	reserved									
			10										
			11	All PAL s	tandards exce	pt PAL/M							

Input Processor Control (01)

7		6	5	4	3	2	1	0				
Reser	ved	IPMUX	IP8B	TDEN	TBLK	IPCMSB	ABMUX	CKSEL				
Reg	Bit	Name	Desc	Description								
01	7	Reserved	Rese	erved, set to z	zero.							
01	6	IPMUX	as th VIDE set L HIGH chror	Input mux control. Used to select the Video Input Processor, D1, or D2 data as the VA input to the input processor. VIDEOA is selected for VA and VIDEOB is selected for VB when IPMUX is set LOW. VIDEOB is selected for VA and VIDEOA for VB when IPMUX is set HIGH. For YC inputs, the luma data must be passed through the VA input and chroma through the VB input. IPMUX should be set LOW for line locked composite inputs.								
01	5	IP8B		8 bit input format. Bottom two bits of inputs VIDEOA9-0 and VIDEOB9-0 are set to zero when HIGH.								
01	4	TDEN	video the e	TRS detect enable. When HIGH, the TRS words embedded in incoming video are used to reset the horizontal and vertical state machines. When LOW the externally provided or internally generated HSYNC and VSYNC are used to reset the horizontal and vertical state machines.								
01	3	TBLK	locke	d and D1 data na blanking le	a, the TRS and	S and AUX dat AUX data wor priate. For D2 (nc tip level.	ds are set to t	he luma and				
01	2	IPCMSB		ma input msl HIGH.	b invert. The m	isb of the chron	na or CBCR da	ta are inverted				
01	1	ABMUX	from	AB mux control. Selects the primary and secondary inputs to the decoder from the DA and DB outputs of the input processor. When ABMUX is LOW, DA is selected as the primary and DB as the secondary decoder input.								
01	0	CKSEL	subc rate,	Input clock rate select. Set HIGH for line locked clocks and LOW for subcarrier locked clocks. Line locked clocks should be at twice the pixel data rate, and the subcarrier clock should be at four times the subcarrier frequency.								

Burst Loop Control (02)

7		6	5		4	3	2	1	0				
BLLR	RST	VIPEN		_OCK		BLM	KILD	DMODBY	CINT				
Reg	Bit	Name	Des	scripti	on								
02	7	BLLRST	HIG		e BLL will b			LL reset is dis and fails to re					
02	6	VIPEN	inp	ut devi	ices. Active	e only when L(e protocol for F	airchild video				
			V	IPEN	Function	1							
				0 Video Input Processor Interface									
				1 TMC22071 Interface									
02	5-4	LOCK	Glo	Global Lock mode. Sets the decoder locking mode.									
				оск	Function			7					
				00	Line Lock	ked Mode		1					
				01	Subcarrie	er Locked Mod	е	1					
				10	Video Inp	out Processor I	Mode						
				11	D1 Mode								
02	3	BLM	BL	L lock	mode. Se	ets the decode	r burst locking	mode.					
			E	BLM	Function)		7					
				0	Frequenc	y Lock		-					
				1 Phase Lock									
02	2	KILD	Col	Color kill disable. Color killer is disabled when HIGH.									
02	1	DMODBY	Ó Dei	Demod bypass. Chroma data bypasses the demodulator when HIGH.									
02	0	CINT	Св	CBCR interpolation enable. Interpolation of CBCR input data from 0:2:2 to 0:4:4 is enabled when HIGH.									

Chroma Processor Control (03)

7		6	5		4	3	2	1	0	
		BLFS		C	CEN	CC	OR	GAUBY	GAUSEL	
Reg	Bit	Name	Desc	riptio	n					
03	7-5	BLFS	Burs	t loop	o filter se	lect.				
			BL	FS fs	6 (Mpps)		Recommen	ded Criteria		
			000) 1	13.5	PAL, Line-Lo	ocked YC			
			000) 1	15	PAL, Line-Lo	ocked YC			
			001	1	12.27	NTSC, Line-				
			001	1	13.5	PAL, Line-Lo	ocked Compos	site		
			010) 1	13.5	NTSC, Line-	Locked YC			
			010) 1	15	PAL, Line-Lo	ocked Compos	site		
			011	011 14.32 NTSC, Subcarrier-Locked YC						
			011	011 17.73 PAL, Subcarrier-Locked Composite						
			100	100 17.73 PAL, Subcarrier-Locked YC						
			101	101 13.5 NTSC, Line-Locked Composite						
			110	110 12.27 NTSC, Line-Locked Composite						
			111	111 14.32 NTSC, Subcarrier-Locked Composite						
03	4	CCEN	Chro	oma co	oring ena	able. Enables	Chroma Corin	g when HIGH.		
03	3-2	CCOR					the Chroma C	-		
			CC	OR		Function]		
			0	D 1	l Isb					
			0	1 2	2 Isb					
			1	0 3	3 Isb					
			1	1 4	1 Isb					
03	1	GAUBY		Gaussian filter bypass. The chroma data bypasses the Gaussian LPF when HIGH.						
03	0	GAUSE		Gaussian LPF select. Selects the Gaussian filter response to be used on the demodulated chrominance.						
			GA	GAUSEL Function						
				0 Select Gaussian LPF resp. 2						
				1 Select Gaussian LPF resp. 1						
			See	See Figure 22 for filter responses.						

Burst Threshold (04)

7		6	5	4	3	2	1	0			
			BTH								
Reg	Bit	Name	Des	Description							
04	7-0	BTH	U an	•	nt data. If over	127 lines occu	r in a field in w	demodulated hich the burst the next field.			

Pedestal (05)

7		6	5	4	3	2	1	0			
				PE	ED						
Reg	Bit	Name	Des	Description							
05	7-0	PED		estal level. An setup before pr				ata to remove			

Luma Processor Control (06)

7	7 6 5 4 3 2					1	0	
	Reserve	ed	ANEN	ANR	A	ŃT	YSEL	NOTCH
Reg	Bit	Name	Des	cription				
06	7-6	Reserve	d Res	erved, set to	zero.			
06	5	ANEN	Ada	ptive notch	enable. Enable	s adaptive not	ch when HIGH	
06	4	ANR	Ada	ptive notch	h rounding poi	nt.		
			A	NR	Functi	on		
				0 Rour	nd to 10 bits			
				1 Rour	nd to 8 bits			
06	3-2	ANT	Ada	ptive notch	threshold leve	I. Sets the ada	ptive notch thr	eshold.
			A	NT	Functi	ion		
			(00 Magi	nitude difference	e less than 32		
			(01 Magi	nitude difference	e less than 24		
				10 Magi	nitude difference	e less than 16		
				11 Magi	nitude difference	e less than 8		
06	1	YSEL	Ada	ptive notch	select. Selects	adaptive notch	n filter respons	е.
			Y	SEL	Functi	ion		
				0 Adap	tive notch resp	onse ANF1		
				1 Adap	tive notch respo	onse ANF2		
06	0	NOTCH	HIGI	H, non-adapt	daptive notch fil ive notch filter s overridden by >	selected when	HIGH and ANI	

Comb Processor Control (07)

7		6	5		4	3	2	1	0		
LS1	BY	LS1IN	LS2DLY	S	PLIT	BSFBY	BSFSEL	BSFMSB	GRSDLY		
Reg	Bit	Name	Des	criptio	n						
07	7	LS1BY	Lin	e store	1 bypa	ss. Bypasses I	inestore 1 whe	en HIGH.			
07	6	LS1IN	Lin	e store	1 input	. Selects the ir	put of linestore	e 1:			
			L	LS1IN Function							
				0 Primary Input							
				1	Second	lary Input					
07	5	LS2DLY		Line store 2 delay. LSTORE2 uses STS to store 1H when LOW and uses VL to store SAV to EAV (or max count) when HIGH.							
07	4	SPLIT	lum	a when		chroma combs	orough LSTOR				
07	3	BSFBY	Bar	ndsplit	filter by	pass. Bandsp	lit filter is bypa	ssed when HI	GH.		
07	2	BSFSEL	Baı	ndsplit	filter se	lect. Selects th	he bandsplit fill	ter to be used:			
			B	SFSEL		Function	on				
			0		Select	bandsplit filter	response 1				
			1		Select	bandsplit filter	response 2				
07	1	BSFMSB		Inverts msb of bandsplit filter. When HIGH, inverts the msb of the input to the bandsplit filter.							
07	0	GRSDLY		Delays input to GRS decode. When HIGH, delays the input to the GRS extraction circuit by 1H. Genlock only.							

Mid-Sync Level (08)

7		6	5	4	3	2	1	0			
	MIDS										
Reg	Bit	Name	Desc	Description							
08	7-0	MIDS		sync level. Se ubcarrier locke	ts the mid poin d mode.	t of syncs for t	he mixed sync	separator, in			

Extended DRS (09)

7		6	5	4	3	2	1	0			
		PC	CKF			VS	TD				
Reg	Bit	Name	Dese	cription							
09	7-4	PCKF	Cloc	k rate.							
			P	CKF	F	unction		1			
					13.50 MHz						
			00	001 reserve	ed			1			
			00	010 reserve	ed			1			
			00	011 reserve	ed						
				100 14.32 N							
				101 17.73 N				_			
				110 reserve				_			
				111 reserve				-			
				000 12.27 N				-			
				D01 14.75 M D10 15.00 M				-			
								-			
					reserved						
				101 reserve				-			
				110 reserve				-			
			1	111 reserve	ed			-			
09	3-0	VSTD	Vide	o Standard. S	elects the vide	o standard					
				STD		unction		7			
			000					-			
			000					-			
			001	0 reserve	ed			-			
			001	1 reserve	ed			1			
			010	00 reserve	ed						
			010)1 reserve	ed						
			011	l0 reserve	ed						
			011					_			
			100		G, H, I			_			
			100					_			
			101		PAL-N (Argentina, Paraguay, Uruguay)						
			101		PAL-N (Jamaica) reserved						
			110								
			111								
			111		-						
								<u> </u>			

Output Control (0A)

7		6	5		4 3 2 1			0		
0P8	3B	OPLMT	OPLMT		M	SEN	OP	CMSB	YBAL	BUREN
Reg	Bit	Name	De	escriptio	on					
0A	7	OP8B		itput ro s are se			nds the	outputs t	o 8 bits when	HIGH. The tw
0A	6-5	OPLMT	Οι	utput lin	nit sele	ct. Sets the o	utput fo	rmat and	limiters:	
			0	PLMT		Function				
				00		output format I to 4 to 1016				
				01	Y limit	R output form ed to 4 to 101 limited to ±50	6			
				10		output format I to 4 to 1016				
				11	Y limit	R output form ed to 64 to 94 limited to ±44	10			
0A	4-3	MSEN	Mi	xed syr	nc enab	le. Sets comp	posite s	ync outp	ut format:	
				ISEN			Fu	nction		
			0	0	No sy	nc, & "super b	lacks" (disabled		
			0	1	No sy	nc, & "super b	lacks" (disabled		
			1	0	Synco	on G/Y output	only, 8	"super b	olacks" enable	ed
			1	1	Synco	on RGB outpu	ıts, & "s	uper bla	cks" enabled	
0A	2	OPCMSE		Chroma output msb invert. Inverts the msb of the CBCR or Chroma output when HIGH.						
0A	1	YBAL				ection. Setting a equals or ex			orces the chro i limit.	oma to zero
0A	0	BUREN		utput burst enable. When HIGH, passes the burst through on the chroma nannel. Sets the burst region to zero when LOW.						

Notes:

1. To enable "super blacks" and disable syncs of the output simply set MSEN[1] HIGH and the sync gain to zero.

Output Control (0B)

7		6	5		4	3	2	1	0	
FMT4	22	CDEC	YUVT			Reserved		DRSEN	DRSCK	
Reg	Bit	Name	D	escriptio	on					
0B	7	FMT422	01	nto the sa	ame data		na or multiple	plexes the CB a xed CBCR outp		
0B	6	CDEC		CBCR decimation enable. When HIGH, the CBCR data are decimated to 0:2:2 in the output processor.						
0B	5	YUVT	R	Enables D1 output. When HIGH, enables 4:2:2 multiplexed YC _B C _R onto the R/C _R data output with TRS words inserted into the output data stream. The Y data are still available on the G/Y output and multiplexed C _B C _R is available on the B/U output.						
0B	4-2	Reserve	d R	eserved,	, set to z	ero.				
0B	1	DRSEN	D	RS outp	ut enabl	e. When HIGH,	enables the	DRS onto the G	/Y output.	
0B	0	DRSCK	D	RS data	rate. Set	s the DRS outp	ut data rate.			
				DRSCK		Function				
				0 Embeds data bytes (8 bits) at PCK clock rate						
				1 Embeds data nibbles (4 bits) at PXCK clock rate						

Comb Filter Control (0C)

7		6	5	4	3	2	1	0	
	ADAPT		YCES	YCSEL		CL	MB		
Reg	Bit	Name	Des	cription					
0C	7-6	ADAPT	Ada	aption mod	le. Sets the 3-line	comb filter ad	aption mode i	n NTSC.	
			AD	DAPT[1:0]	Function				
				00	Adapts to best of 3 types of line based comb filters in NTSC only.				
				01	Adapts to the besin NTSC only.	st of two field	or frame base	d comb filters	
				10	3 line (tap) comb The higher set of XLUT. NTSC or l	f comb filter er	ror signals are		
				11	Adapts to best of	two 3 line chro	oma comb filte	rs in PAL only	
0C	5	YCES	YC	input erro	r signal control. E	Frror signal cor	ntrol for YC inp	out, luma com	
			Y	CES		Functio	n		
					PF and HPF error s SC or between (0				
					PF error signal, bet tween (0H & 2H) i			H) in NTSC o	
0C	4	YCSEL	Lun	na or chroma o	comb filter.				
			Y	CSEL		Functio	n		
				0 Cł	roma comb filter				
				1 Lu	ma comb filter				
0C	3-0	COMB	Cor	nb filter ar	chitecture.				
			CC	ОМВ		Functior			
					YC or composite		rchitectures		
			000		L or NTSC 3 line of				
			000		SC 3 line comb (0	,			
			00		SC 3 line comb (1				
			00		SC 2 line comb (0				
			010		SC (2 line) field co SC or PAL field co				
			01		SC (2 line) frame				
			01		SC (2 line) frame comb	COMD			
						filter architect	uras		
			100)0 3 li	ne comb		0100		
			100		ne comb (0H & 1F	1)			
			10		ne comb (1H & 2F	7			
			10		ne comb (0H & 2F	· · · · · · · · · · · · · · · · · · ·			
					(2 line) field comb				
			11(0 (2	1101 field or 2 line (0H & 1H) comb				
						H) comb			
				01 fiel		H) comb			

Comb Filter Control (0D)

7		6	5		4	3	2	1	0	
	CEST		CESG	YE	SG	CESTBY	XFEN	FAST	YWBY	
Reg	Bit	Name	De	scriptio	n					
0D	7-6	CEST	Ch	roma ei	rror sig	nal transform				
				CEST		eo Standard	Clock R	ate (MHz)		
				00	F	PAL/NTSC	4*Fsc &	13.5MHz		
				01		NTSC	12.2	7MHz		
				10		PAL	14.7	5MHz		
				11		PAL	15	MHz		
0D	5	CESG	Ch	roma ei						
				CESG Function						
				0	Norma	al chroma fail s	ignal levels			
				1	Doubl	e the chroma e	error signal lev	els		
0D	4	YESG	Lu	ma erro	or signa	Il gain.				
			Y	'ESG		Fu	nction			
				0	Norma	l luma fail sign	al levels			
				1	Double	e the luma erro	r signal levels			
0D	3	CESTE	BY Ch	Chroma error signal bypass. When HIGH, bypasses chroma error signal.						
0D	2	XFEN	XL	XLUT filter enable. When HIGH, enables the LPF on the XLUT output.						
0D	1	FAST	cor		tion speed select. When HIGH, the 3 line comb filter selects between filter architectures on a pixel by pixel basis. When LOW, the selection red.					
0D	0	YWBY	Lu	ma weig	weighting bypass. When HIGH bypasses the luma fail weighting.					

Comb Filter Control (0E)

7		6	5	4	4	3	2	1	0
	XIP		X	SF		YMI	JX	CI	viux
Reg	Bit	Name	Des	scriptic	on				
0E	7-6	XIP	XLI	UT inpu	ut selec	ct. Selects the c	comb fail sign	als presented	to the XLUT:
				P[1:0]		Input	to XLUT		
				00	2 bits	of phase error ((X[7:6]), 3 bits	s of chroma	
					(X[5:3				
				01	4 bits error (magnitude			
				10		of phase error			
						tude error (X[4 tude error (X[1		s of luma	
				11	4 bits magni				
0E	5-4	XSF	XL	XLUT special function.					
				XSF		Luma	Ch	roma	
				00		Comb	Si	mple	
				01		Simple	С	omb	
				10	Fla	at with notch	Si	mple	
				11	Fla	at with notch	C	omb	
0E	3-2	YMUX	Yo	output s	select.	Output selection	n of luma 4:1	mux	
			Y	MUX		C	output		
				00	Comb)			
				01	Flat -	Comb			
				10	Flat				
				11	Simpl	е			
0E	1-0	CMUX	C o	output s	select.	Output selection	n of chroma 4	l:1 mux	
			С	MUX		0	output		
			00		Comb				
				01 Flat - Comb					
				10 Flat					
			11		Simpl	e			

Comb Filter Control (0F)

7	1	6	5	4	3	2	1	0	
Rese	rved	CA	Т	DCES	I	PCF	YCCOMP	SYNC	
Reg	Bit	Name	Descriptio	on					
0F	7	Reserved	Reserved	, set to zero.					
0F	6-5	CAT	Adaption 0 0 1 1	0 5% of r 1 15% of 0 25% of	es threshold a nax error max error max error max error max error	at which differe	nt comb filters a	are selected.	
0F	4	DCES	 a) In 3 line data fo 2 line c the XLU of lines on pixel pixels" b) In 2 line is alwa pixel" is When set This is use line comb between (6) 	e comb filter are r that pixel sele omb. On a "CE JT with the ma , but from pixel el (x+5) is sent on the same lin e comb filters th ys sent to the 2 s used and on a HIGH for D1 ch ed for 3 line cor filter architectu	chitectures, th ects the 3 line 3 pixel" the err gnitude differe I (x+3). Likewi to the XLUT w nes but from p ne magnitude KLUT, On a "C a "CR pixel" th nroma filters: mb filter archit res. The input 1H & 2H) on "	comb or adapt or signal selec ence between " se on a "CR pix vith the magnitu- bixel (x+4). differences be CB pixel" the er- ne preceding "C ecture that are t to the XLUT is 'CR pixels" and	rror between th	4) is sent to he same pair gnal selected between "CB e pair of lines ceeding "CR be used. adapting to 2 e error in CR	
0F	3-2	IPCF			. Selects prim	nary inputs to th	ne comb filter.		
			IPCF 0 0 0 1 1 0 1 1	Function Flat video LPF output HPF output Reserved					
0F	1	YCCOMP	YC or Cor inputs whe		select. Selec	ts YC inputs w	hen HIGH and	composite	
0F	0	SYNC	Sync processor select. The syncs are obtained by a LPF when HIGH and by the comb filter when LOW.						

Sync Pulse Generator (10)

7	7 6 5		5	4	3	2	1	0		
STS	1	STS6	STS5	STS4	STS3	STS2	STS1	STS0		
Reg	Bit	Name	De	Description						
10	7-0	STS7-0		Sync to sync 8 lsbs. Bottom 8 bits of the number of pixels between sync pulses.						

Sync Pulse Generator (11)

7		6	5	4	3	2	1	0		
	STB									
Reg	Bit	Name	Des	Description						
11	7-0	STB	star	Sync to burst. Controls the number of pixels from sync to burst. This signal starts the burst sample and hold. In SC mode, subtract 25 from the desired delay to generate this value.						

Sync Pulse Generator (12)

7		6	5	4	3	2	1	0		
	BTV									
Reg	Bit	Name	Des	Description						
12	7-0	BTV	Bur vide		ontrols the num	ber of pixels fr	om STB to the	start of active		

Sync Pulse Generator (13)

7		6	5		4	3	2	1	0
AV7		AV ₆ AV ₅			AV4	AV3	AV ₂	AV ₁	AV ₀
Reg	Bit	Name		Description					
13	7-0	AV7-0		Active video line 8 lsbs. Bottom 8 bits of the number of pixels during the active video line.					

Sync Pulse Generator (14)

7	7 6		5	4	3	2	1	0		
	Reserved AV			AV ₈	Reserved	STS ₁₀	STS9	STS8		
Reg	Reg Bit Name			Description						
14	7-6	Reserv	ved I	Reserved, set to	zero.					
14	5-4	AV9-8		Active video line 2 msbs. Two most significant bits of AV.						
14	3	Reserv	ved I	Reserved, set to zero.						
14	4 2-0 STS ₁₀₋₈			Sync to sync 3 msbs. Three most significant bits of STS.						

Sync Pulse Generator (15)

7		6	5	4	3	2	1	0		
Reserv	ved			VINDO			VDIV	VDOV		
Reg	Bit	Name	Des	cription						
15	7	Reserv	ed Res	Reserved, set to zero.						
15	6-2	VINDO		Number of lines in vertical window. The number of lines (0 to 31) after the last EQ pulse that the decoder passes through the Vertical INterval winDOw.						
15	1	VDIV	thro	ugh a simple d	ecoder when L	cal data inside OW, or is pass I set to zero wh	ed unprocesse			
15	0	VDOV		the `VINDO' a en LOW, or pa						

Sync Pulse Generator (16)

7		6	5		4	3	2	1	0
	Reserved	b		NFDLY		SI	PGIP	М	SIP
Reg	Bit	Name	[Descriptio	on				
16	7-6	Reserv	red F	Reserved	, set to a	zero.			
16	5-4	NFDLY	′ r	new field	detect o	lelay. NTSC 1	frame detect de	elay:	
				NFDLY					
				00	pixel c	ount = 0			
				01	pixel c	ount = 1			
				10 pixel count = 2					
				11	pixel c	ount = 3			
16	3-2	SPGIP		SPG inpu	t select.	Selects the i	nput to the Syn	nc Pulse Gener	rator:
				SPGIP			Input		
				00	Extern	al HSYNC ar	d VSYNC		
				01	Digitiz	ed sync (subo	carrier mode)		
				10	TRS w	ords embedo	led in the D1 da	ata stream	
				11	TRS w	ords embedo	led in the D2 d	ata stream	
16	1	MSIP				r ator input. S Low Pass Filf	et HIGH for ex	ternal VIDEOE	3 reference or
16	0	SMO	5	State Mac	hine Of	fset. Set HIG	H for a 1H offs	et and LOW fo	r a 0H offset.

Buffered register set 0 (17) Active when BUFFER pin set LOW.

7	6 5		5	4	3	2	1	0	
SG07	SG07 SG06		SG05	SG04	SG03	SG02	SG01	SG00	
Reg	Bit	Name	[Description					
17	7-0	SG07-0		Msync gain, 8 lsbs. Bottom 8 bits of mixed sync scalar lsb = 1/256					

Buffered register set 0 (18) Active when BUFFER pin set LOW.

7	7 6		5	4	3	2	1	0	
YG07	YG07 YG06		YG05	YG04	YG03	YG02	YG01	YG00	
Reg	Bit	Name	De	Description					
18	7-0	YG07-0		Y gain, 8 lsbs. Bottom 8 bits of the luma gain lsb = 1/256					

Buffered register set 0 (19) Active when BUFFER pin set LOW.

7	7 6		5	4	3	2	1	0
UG07 UG0		UG06	UG05	UG04	UG03	UG02	UG01	UG00
Reg	Bit	Name	Des	cription				
19	7-0	UG07-0		ain, 8 Isbs. Bo = 1/256	ttom 8 bits of t	he U gain		

Buffered register set 0 (1A) Active when BUFFER pin set LOW.

7		6 5			4	3	2	1	0
VG07	VG07 VG06		VG05		VG04	VG03	VG02	VG01	VG00
Reg	Bit	Name		Description					
1A	7-0	VG07-0)	V gain, 8 lsbs. Bottom 8 bits of the V gain lsb = 1/256					

Buffered register set 0 (1B) Active when BUFFER pin set LOW.

7		6	5	4	3	2	1	0			
YG09	9 YG08		UG010	0 UG09 UG08 Reserved VG09				VG08			
Reg	Bit	Name		Description							
1B	7-6	YG09-8	Y	Y gain, 2 msb. Top 2 bits of the Y gain. msb = 2							
1B	5-3	UG010-	.8 U	U gain, 3 msbs. Top 3 bits of the U gain. msb = 4							
1B	2	Reserv	ed R	Reserved, set to zero.							
1B	1-0	VG09-8	V	V gain, 2 msbs. Top 2 bits of the V gain. msb = 2							

Buffered register set 0 (1C) Active when BUFFER pin set LOW.

7	7 6		5	4	3	2	1	0		
YOFF	77	YOFF06	YOFF05	YOFF04	YOFF03	YOFF02	YOFF01	YOFF00		
Reg	Bit	Name	Des	cription						
1C	7-0	YOFF07-0	0 Y of	Y offset, 8 lsbs. Bottom 8 bits of luma or RGB offset						

Buffered register set 0 (1D) Active when BUFFER pin set LOW.

7		6 5		4	3	2	1	0			
			Reserved			YOFF08	SG09	SG08			
Reg	Bit	Name	Desc	Description							
1D	7-3	Reserved	Rese	Reserved, set to zero.							
1D	2	YOFF08	Y off	set, msb. m	sb of YOFF						
1D	1-0	SG09-8	Msyı msb	•	sbs. Top 2 bits	s of mixed sync :	scalar.				

Buffered register set 0 (1E) Active when BUFFER pin set LOW.

7		6	5		4	3	2	1	0
SYSPI	SYSPH06 SYSPH05 SY		SYSPF	H04	104 SYSPH03 SYSPH02 SYSPH01 SYSPH00 VA				VAXIS0
Reg	Bit	Name	e Description						
1E	7-1	SYSPH06	-0	7 Isb	s of phase of	fset. Bottom 7	bits of the 15	bit system pha	ise offset
1E	0	VAXIS0	S0 V axis flip. Flips the sign of the V axis when HIGH.						

Buffered register set 0 (1F) Active when BUFFER pin set LOW.

7	7 6		5		4	3	2	1	0		
SYSPF	1014	SYSPH013	SYSPH012		SYSPH011	SYSPH010	SYSPH09	SYSPH08	SYSPH07		
Reg	eg Bit Name			Desc	ription						
1F	7-0	SYSPH01	4-7	8 ms	B msbs of phase offset. Top 8 bits of 15 bit system phase offset.						

Normalized Subcarrier Frequency (20)

7		6	5		4	3 2 1		0	
FSC	3	FSC ₂	FSC1		FSC0	Reserved			
Reg	Bit	Name		Description					
20	7-4	FSC3-0		Bott	om 4 bits of f	sc. Bottom 4 b	its of the 28 bi	t subcarrier SE	ED
20	3-0	Reserved		Reserved, set to zero.					

Normalized Subcarrier Frequency (21)

7	7 6		5	4	3	2	1	0		
FSC1	FSC11		FSC9	FSC8	FSC7	FSC6	FSC ₅	FSC4		
Reg	Bit	Name	Des	Description						
21	7-0	FSC11-4	Low	Lower 8 bits of fsc. Lower 8 bits of the 28 bit subcarrier SEED						

Normalized Subcarrier Frequency (22)

7	7 6		5	4	3	2	1	0		
FSC ²	19	FSC18	FSC17	FSC16	FSC15	FSC14	FSC13	FSC12		
Reg	Bit	Name	Desc	Description						
22	7-0	FSC19-12	Mido	Middle 8 bits of fsc. Middle 8 bits of the 28 bit subcarrier SEED						

Normalized Subcarrier Frequency (23)

7		6 5		4	3	2	1	0	
FSC	FSC27 FSC26		FSC25	FSC24	FSC23	FSC22	FSC21	FSC20	
Reg	Bit	Name	Dese	Description					
23	7-0	FSC27-20	Тор	8 bits of fsc.	Top 8 bits of th	e 28 bit subca	rrier SEED		

Normalized Subcarrier Frequency (24)

7	'	6	5	4	3	2	1	0			
CLM	PEN	PFLTEN	CLPS	SEL1-0	CLPBY		CLPOF ₂₋₀				
Reg	Bit	Name	Des	cription							
24	7	DREFSEI	clam by re porti	np pulse on t egister 24. W	nce Signal Sele he DREF pin. Th /hen LOW the DF ine and LOW duri	e position of th REF pin is HIG	e clamp pulse H during the a	is controlled ctive video			
24	6	PFLTBY			e r bypass. When the comb filter ad						
24	5-4	CLPSEL1	-0 Inte	Internal black level clamp selection.							
			C	LMP[1:0]		Function					
				00 Clamp disabled, black level set to 240							
				01 Clamp disabled, black level set to 256							
				10	Clamp enabled, reference	use Delayed \	/IDEOB input a	as			
				11	Clamp enabled,	use LPF as re	ference				
24	3	VCLPEN			filter enable. Wh tical clamp filter i		cal clamp filter	is disabled.			
24	2-0	BAND ₂₋₀		k level is les	and. When an err s than the guard						
			BA	NDS[2:0]		Function					
				000	No guard band						
				001	error value < 2						
				010	error value < 4						
				011 error value < 6							
				100	error value < 8						
				101	error value < 10						
				110	error value < 12						
				111 error value < 15							

Normalized Subcarrier Frequency (25)

7		6	6 5 4 3 2 1 0								
				CPDI	LY7-0						
Reg	Bit	Name	Desc	Description							
25	7-0	CPDLY7-0	the C	Clamp pulse delay. Controls the number of clock cycles from hsync before the 0.5μ Sec clamp pulse is output to the AVOUT pin. This option is only enabled when register 24 bit 7 is set HIGH.							

Output Format Control (26)

7		6	5		4	3	2	1	0			
	Reserv	ved	LDVI	0	OPCKS	DPCEN		DPC				
Reg	Bit	Name		Descr	ription							
26	7-6	Reserved		Reser	rved, set to z	ero.						
26	5	LDVIO		LDV c	clock select.	LDV is an outp	out when LOW	and an input	when HIGH			
26	4	OPCKS			Output clock select. The output data are clocked by the CLOCK pin when LOW and by the LDV pin when HIGH.							
26	3	DPCEN		DPC enable. When HIGH on the TMC22153A, the Decoder Product Code is enabled: a value written into DPC determines the decoder product emulated by the TMC22153A. In all other versions of the decoder, DPC is read-only, and returns the code of the particular encoder version installed.								
26	2-0	DPC		Deco	der product o	code						
				DP	OC State	Fu	nction					
				000	Reserv	ed						
				001	TMC22	2051A						
				010	TMC22	2052A						
				011	TMC22	2053A						
				100	Reserv	ed						
				101	TMC22151A							
				110	TMC22	2152A						
				111	TMC22	2153A						
				Read/Write in the TMC22153A only. Read-only in all other devices.								

Buffered register set 1 (27) Active when BUFFER pin set HIGH.

7		6	5		4	3	2	1	0	
SG1	7	SG16 S		5	SG14	SG13	SG1 ₂	SG1 ₁	SG10	
Reg	Bit	Name		Description						
27	7-0	SG17-0		Msync gain, 8 lsbs. Bottom 8 bits of the mixed sync scalar lsb = 1/256						

Buffered register set 1 (28) Active when BUFFER pin set HIGH.

7		6	5		4	3	2	1	0
YG1	YG17 YG16		YG15	5 YG14 YG13 YG12 YG11 YG10					
Reg	Bit	Name	1	Description					
28	7-0	YG17-0		Y gain, 8 lsbs. Bottom 8 bits of the luma gain lsb = 1/256					

Buffered register set 1 (29) Active when BUFFER pin set HIGH.

7		6	5	4	3	2	1	0		
UG1	7	UG16 UG1		UG14	UG13	UG12	UG1 ₁	UG10		
Reg	Bit	Name	[Description						
29	7-0	UG17-0		U gain, 8 Isbs. Bottom 8 bits of the U gain Isb = 1/256						

Buffered register set 1 (2A) Active when BUFFER pin set HIGH.

7		6	5		4	3	2	1	0	
VG1	VG17 VG16		VG1	VG15 VG14		VG13	VG12	VG11	VG10	
Reg	Bit	Name		Description						
2A	7-0	VG17-0		V gain, 8 lsbs. Bottom 8 bits of the V gain lsb = 1/256						

Buffered register set 1 (2B) Active when BUFFER pin set HIGH.

7		6	5		4	3	2	1	0
YG1	9	YG18	UG1	10	UG19	UG18	Reserved	VG19	VG18
Reg	Bit	Name		Desc	ription				
2B	7-6	YG19-8		Y gain, 2 msbs. Top 2 bits of the Y gain msb = 2					
2B	5-3	UG110-8		U ga msb	•	op 3 bits of the	U gain.		
2B	2	Reserved	Reserved		reserved, set to zero				
2B	1-0	VG19-8		V gain, 2 msbs. Top 2 bits of the V gain msb = 2					

Buffered register set 1 (2C) Active when BUFFER pin set HIGH.

7	7 6 5		5	4	3	2	1	0		
YOFF	YOFF17 YOFF		YOFF15	YOFF14	YOFF13	YOFF12	YOFF11	YOFF10		
Reg	Bit	Name	De	scription						
2C	7-0	YOFF17-0	Yo	Y offset, 8 lsbs. Bottom 8 bits of luma or RGB offset						

Buffered register set 1 (2D) Active when BUFFER pin set HIGH.

7		6	5	4 3 2 1 0					
	-		Reserved			YOFF18	SG19	SG18	
Reg	Bit	Name	Dese	cription					
2D	7-3	Reserved	Rese	erved, set to z	ero.				
2D	2	YOFF18	Y of	i set, msb. msl	o of YOFF				
2D	1-0	SG19,8	-	Msync gain, 2 msbs. Top 2 bits of mixed sync scalar msb = 2					

Buffered register set 1 (2E) Active when BUFFER pin set HIGH.

7		6	5		4	3	2	1	0
SYSPI	H16	SYSPH15	SYSPF	114	SYSPH13	SYSPH12	SYSPH11	SYSPH10	VAXISO
Reg	Bit	Name		Description					
2E	7-1	SYSPH16	-0	7 Isbs of phase offset. Bottom 7 bits of the 15 bit system phase offset					
2E	0	VAXIS1		V axis flip. Flips the sign of the V axis when HIGH.					

Buffered register set 1 (2F) Active when BUFFER pin set HIGH.

7		6	5	4	3	2	1	0
SYSPH	1114	SYSPH113	SYSPH112	SYSPH111	SYSPH110	SYSPH19	SYSPH18	SYSPH17
Reg	Bit	Name	Des	Description				
2F	7-0	SYSPH11	4-7 8 ms	8 msbs of phase offset. Top 8 bits of 15 bit system phase offset.				

Video Measurement (30)

7	'	6	5	4	3	2	1	0		
Rese	rved	LGF	LGEN	LGEXT	RESERVED	PGG	PGEN	PGEXT		
Reg	Bit	Name	Des	cription						
30	7	Reserved	Res	erved, set to z	zero.					
30	6	LGF	Line grab flag. Set HIGH when the decoder has grabbed a line, and reset LOW before another line can be grabbed.							
30	5	LGEN	con and con LGE	Line grab enable. When HIGH, the line grabber is used to freeze the contents of the line store, at the programmed line and field count. The phase and frequency of the frozen line are also stored from the DRS, and are continually used to reset the DDS, once per line, until LGF is set LOW. When LGEN is LOW, the line freeze is disabled, the internal loops operate normally, and the line grab signal is used only to gate the pixel grab.						
30	4	LGEXT		line grab enab n HIGH and th						
30	3	Reserved	Res	erved, set to z	zero.					
30	2	PGG	sign	el grab gate. W als to enable o bbed. This func	ne pixel per fo	ur fields in NTS	SC and 8 field			
30	1	PGEN	mixe and prog	Pixel grab enable. When HIGH the 10 bit G/Y, B/U, and R/V data, and the mixed sync and luma data after the comb filter, and the demodulated (B-Y) and (R-Y) color difference signals are grabbed once every line at the programmed pixel grab number. When LOW the contents of the pixel grab registers are held and the pixel grab pulse is ignored.						
30	0	PGEXT Ext pixel grab enable. The SET pin is used to produce the pixel grab when HIGH and the internal pixel decode is used when PGEXT is LC								

Video Measurement (31)

7		6	5	4	3	2	1	0	
PG	7	PG ₆	PG5	PG4	PG3	PG ₂	PG1	PG ₀	
Reg	Bit	Name	Desc	Description					
31	7-0	PG7-0	Pixe	Pixel grab, 8 lsbs. Bottom 8 bits of the pixel grab.					

Video Measurement (32)

7		6	5	4	3	2	1	0	
LG	7	LG ₆	LG ₅	LG4	LG3	LG ₂	LG1	LG ₀	
Reg	Bit	Name	Des	Description					
32	7-0	LG7-0	Line	Line grab, 8 lsbs. Bottom 8 bits of the line grab.					

Video Measurement (33)

7		6	5	4	3	2	1	0	
Reser	ved		FG		PG9	PG8			
Reg	Bit	Name Description							
33	7	Reserved	Reserved Reserved.						
33	6-4	FG	Field	d grab numbe	umber. Field grab number				
33	3	LG8	LG ₈ Msb of line grab. msb of line grab						
33	2-0	PG ₁₀₋₈ Pixel grab, 3 msbs. 3 msbs of pixel grab							

Registers 34-3C are Read-Only

Register (34)

7		6	5	4	3	2	1	0	
GYe	7	GY8	GY7	GY6	GY5	GY4	GY3	GY2	
Reg	Bit	Name	Des	Description					
34	7-0	GY9-2	G/Y	G/Y grab, 8 msbs. Top 8 bits of the "grabbed" G/Y data					

Register (35)

7		6	5	4	3	2	1	0	
BUg	7	BU8	BU7	BU6	BU5	BU4	BU3	BU2	
Reg	Bit	Name	Dese	cription					
35	7-0	BU9-2	B/U	B/U grab, 8 msbs. Top 8 bits of the "grabbed" B/U data					

Register (36)

7		6	5	4	3	2	1	0	
RV	9	RV8	RV7	RV6	RV5	RV4	RV3	RV2	
Reg	Bit	Name	Dese	Description					
36	7-0	RV9-2	R/V	R/V grab, 8 msbs. Top 8 bits of the "grabbed" R/V data					

Register (37)

7		6	5	4	3	2	1	0
	Reserved		GY1	GY0	BU1	BU ₀	RV1	RV0
Reg	Bit	Name	Des	Description				
37	7-6	Reserved	Res	erved.				

Register (38)

7		6	5	4	3	2	1	0	
Y9		Y8	Y7	Y ₆	Y5	Y4	Y ₃	Y2	
Reg	Bit	Name	Des	Description					
38	7-0	Y9-2	Lur	Luma grab, 8 msbs. Top 8 bits of the "grabbed" luma data after YPROC					

Register (39)

7		6	5		4	3	2	1	0
M9 M8		M7 M6		M5	M4	M3	M2		
Reg	Bit	Name	[Desc	ription				
39	7-0	M9-2		Msync grab, 8 msbs. Top 8 bits of the "grabbed" mixed sync data after YPROC					

Register (3A)

7	6	5	4	3	2	1	0
U9	U8	U7	U6	U5	U4	U3	U2
Rea Bit	Name	Des	cription				

Reg	Bit	Name	Description
ЗA	7-0	U9-2	U grab, 8 msbs. Top 8 bits of the "grabbed" U data

Register (3B)

7		6	5	4	3	2	1	0	
V9		V8	V7	V6	V5	V4	V3	V2	
Reg	Bit	Name	Des	Description					
3B	7-0	V9-2	V gr	V grab, 8 msbs. Top 8 bits of the "grabbed" V data					

Register (3C)

7		6	5	4	3	2	1	0		
Y1		Yo	M1	M0 U1 U0 V1 V0						
Reg	Bit	Name	Des	Description						
3C	7-6	Y ₁₋₀	Y ₁₋₀ Luma grab, 2 lsbs. Bottom 2 bits of luma data							
3C	5-4	M1-0	Ms	ync grab, 2 Isb	s. Bottom 2 bit	ts of mixed syn	nc data			
3C	3-2	U1-0	Ug	U grab, 2 lsbs. Bottom 2 bits of U data						
3C	1-0	V1-0	Vg	V grab, 2 lsbs. Bottom 2 bits of V data						

Test Control (3D-3E)

7		6	5	4	3	2	1	0		
	TEST									
Reg	Bit	Name	Desc	Description						
3D-3E	7-0	TEST	Must	t be set to zer	o. Auto increm	ent stops at 3I	F			

Test Control (3F)

7	7 6 5			4	3	2	1	0			
VBI	VBIT20 PEDDIS CCDE		CCDEN5	CCDEN4	CCDEN3	CCDEN ₂	CCDEN1	CCDEN ₀			
Reg	Bit	Name	Des	Description							
3F	7	VBIT20	exte	VBIT20 enable. When HIGH the V bit within embedded TRS words is extended through line 20 for NTSC. When LOW, this V bit is HIGH up to line 16 for NTSC. The PAL operation is unaffected by this register bit.							
3F	6	PEDDIS		Pedestal disable. When HIGH, pedestal is not removed from lines with LID = 00 to 06, lines 0 through 16							
3F	5	CCDEN5	or P	Closed caption data enable 5. When HIGH, enables NTSC line 21 field 0 or PAL line 22 field 0 to be passed 'FLAT', through the decoder, on the luminance channel and the pedestal removal will be disabled.							
3F	4	CCDEN4	or P	Closed caption data enable 4. When HIGH, enables NTSC line 22 field 0 or PAL line 23 field 0 to be passed 'FLAT', through the decoder, on the luminance channel and the pedestal removal will be disabled.							
3F	3	CCDEN3	CCDEN ₃ Closed caption data enable 3. When HIGH, enables NTSC line 23 fie or PAL line 24 field 0 to be passed 'FLAT', through the decoder, on the luminance channel and the pedestal removal will be disabled.								
3F	2	CCDEN2	or P	Closed caption data enable 2. When HIGH, enables NTSC line 283 field or PAL line 334 field 1 to be passed 'FLAT', through the decoder, on the luminance channel and the pedestal removal will be disabled.							
3F	1	CCDEN1	or P	Closed caption data enable 1. When HIGH, enables NTSC line 284 field 1 or PAL line 335 field 1 to be passed 'FLAT', through the decoder, on the luminance channel and the pedestal removal will be disabled.							
3F	0	CCDEN ₀	or P	Closed caption data enable 0. When HIGH, enables NTSC line 285 field 1 or PAL line 336 field 1 to be passed 'FLAT', through the decoder, on the luminance channel and the pedestal removal will be disabled.							

Status - Read Only (40)

7		6	5	4	3	2	1	0		
	DDSPH									
Reg	Bit	Name	Name Description							
40	7-0	DDSPH	DDS	•	s. The top 8 bi	ts of the sine d	ata generated	in the internal		

Control Register Definitions (continued)

Status - Read Only (41)

7		6	5	4	3	2	1	0			
LINE	ST	BGST	VACT2	PALODD	VFLY	FGRAB	LGRAB	PGRAB			
Reg	Bit	Name	Des	Description							
41	7	LINEST	Pixe	el count reset.	Pixel count re	set					
41	6	BGST	Star	t of burst gate	. Start of burs	t gate					
41	5	VACT2	Half	Half line flag. Half line flag							
41	4	PALODD	PAL	PAL Ident. PAL Ident (low on NTSC lines)							
41	3	VFLY	Ver	ical count res	et. Vertical co	unt reset					
41	2	FGRAB	Fiel	d grab. Field g	rab						
41	1	LGRAB	Line	Line grab. Line grab							
41	0	PGRAB	Pixe	Pixel grab. Pixel grab							

Status - Read Only (42)

7		6	5	5 4 3 2 1					
FLI)	VBLK	HBLK	HBLK LID				•	
Reg	Bit	Name	De	Description					
42	7	FLD	Fi	eld flag (F in D1	output). Field	flag (F in D1 o	output)		
42	6	VBLK	Ve	rtical blanking	(V in D1 outpu	ut). Vertical bla	anking (V in D1	l output)	
42	5	HBLK	He	Horizontal blanking (H in D1 output). Horizontal blanking (H in D1 output					
42	4-0	LID	Line identification. Line identification						

Status - Read Only (43)

7		6	5		4	3	2	1	0		
YG	C	YGU	UBO)	UBU VRO VRU Reserved						
Reg	Bit	Name		Description							
43	7	YGO		Y/G overflow. Y/G overflow							
43	6	YGU		Y/G underflow. Y/G underflow							
43	5	UBO		CB/B overflow. CB/B overflow							
43	4	UBU		CB/B underflow. CB/B underflow							
43	3	VRO		CR/R overflow. CR/R overflow							
43	2	VRU		CR/R underflow. CR/R underflow							
43	1-0	Reserved	d Reserved.								

Control Register Definitions (continued)

Status - Read Only (44)

7		6	5 4 3 2 1 0							
MO	NO 01		FPERR							
Reg	Bit	Name	Desc	Description						
44	7	MONO		Color kill flag. High when burst detected and LOW when monochrome signal is detected.						
44	6-0	FPERR		Frequency/Phase error. Top 7 bits of the modulo two pi frequency or phase error. Reported once per line.						

Status - Read Only (45)

7		6	5	4	3	2	1	0	
	DRS								
Reg	Bit	Name	lame Description						
45	7-0	DRS	DRS	DRS signal. The 8-bit Decoder Reference Signal.					

Status - Read Only (46)

7		6	5	4	3	2	1	0	
	PARTID								
Reg	Bit	Name	Desc	Description					
46	7-0	PARTID		Part family ID. Reads back the 8-bit part ID number. Read-only. Returns CDh.					

Status - Read Only (47)

7		6	5		4	3	2	1	0	
	REVID									
Reg	Bit	Name	ame Description							
47	7-0	REVID	Rec	oder re	evision I	number.				
			RE	IVID	TMC22	x5y Revision	TMC22x	5yA Revision		
				05		F				
				06		G				
				10 A						
				11				В]	

Control Register Definitions (continued)

Status - Read Only (48-4A)

7	6	5	4	3	2	1	0
Reserved							

Status - Read Only (4B)

7		6	5	4	3	2	1	0		
PKIL	L	CFS	TAT		·	ХОР				
Reg	Bit	Name	e Description							
4B	7	PKILL	Phas	se kill from	comb fail. Pha	se kill from coml	b fail.			
4B	6-5	CFSTAT	Com	Comb filter status. Comb filter status.						
			CF	STAT	S	TATUS				
			(00 3 tap	comb					
			()1 3 tap	[lower] comb					
				0 3-tap	[upper] comb					
				11 2 tap comb						
4B	4-0	ХОР	XLU	T output. XI	_UT output.					

Status - Read Only (4C-FF)

7		6	5	4	3	2	1	0	
	Reserved								
Reg	Bit	Name	Desc	Description					
4C-FF	7-0	Reserved	Rese	Reserved.					

Decoder Introduction

All composite video decoders perform fundamentally the same operation. The first stage is to separate the luminance and chrominance. The second stage is to lock the internally generated sine and cosine waveforms to the burst on the decoded chrominance signal, demodulate, and then filter the chrominance signal to produce the color difference signals. The last stage either scales the luminance and color difference signals, or converts them into red, green, and blue component video signals. These three stages are shown in Figure 3.

The complete separation of composite video signals into pure luminance (luma) and chrominance (chroma) signals is practically impossible, especially when the input source contains intraframe motion. Therefore, the luminance (luma) signal will generally contain some high frequency chrominance, termed *cross luma*, and the chroma signal will contains some of the high frequency luma signal, centered around the subcarrier frequency, termed *cross color*. The degree of cross luma and cross color is directly proportional to the filter used for the YC separation, the picture content, and the complexity of any post processing of the decoded signals.





Figure 3. Fundamental Decoder Block Diagram

YC Separation

The relationship between the chrominance and luminance bandwidths is shown for both PAL and NTSC in Figure 4, wherein the shaded area denotes the part of the composite video frequency spectrum shared by both the chrominance and high frequency luminance signals.

The *Luma Notch and Chroma Bandpass* Technique for YC Separation

The simplest method of separating these chrominance and luminance signals, is to assume the chroma bandwidth is limited to a few hundred kilohertz around the subcarrier frequency. In this case a notch filter designed to remove just these frequencies from the composite video frequency spectrum provides the luma signal, while a bandpass filter








Figure 5. Examples of Notch and Bandpass Filters

centered at the subcarrier frequency produces the chroma signal. This simple technique works well in pictures containing large flat areas of color, however this is rarely the case. If, as is generally true, the picture contains high frequency luma and chroma transitions, for example herring bone suit jackets, branches of trees, text, etc., cross color and cross luma artifacts are evident.

The presence of cross color or cross luma is generally acceptable when viewing the decoded picture on a monitor from several feet, as would be the case in most homes on commercial television sets. However, these artifacts become increasingly difficult to process, or ignore, when the image is to be compressed or manipulated. In these cases more sophisticated methods of separating the luma and chroma signals, such as frame, field, or line based comb filter decoders, are required.

Another important disadvantage of the "luma notch filter and bandpass chroma" technique is that once a notch filter has been used on the luminance channel this portion of the luminance frequency spectrum is lost. This effect becomes increasingly objectionable if the decoder component outputs are subsequently re-encoded into a composite video signal.

Comb Filter Architectures for YC Separation

A comb filter uses the relationship between the number of subcarrier cycles per line period, to cancel the chrominance signal over multiple line periods. This is shown for an NTSC two line comb filter in Figure 6. In NTSC there a 227.5 subcarrier cycles per line period, therefore the subcarrier can be canceled by simply adding two consecutive field scan lines. In PAL(B/I/ etc.) there are 283.7516 subcarrier cycles per line period, ignoring the 0.0016 cycle advance caused by the 25Hz offset, the PAL subcarrier can be canceled by adding the first and third line of three consecutive field scan lines. Due to the 270 degree advance, it is not possible to use information from consecutive field lines without adding a PAL modifier. A PAL modifier produces a 90 degree phase shift in the chrominance signal by multiplying the chrominance signal by a signal at two times the subcarrier frequency that is phased locked to the subcarrier burst reference in the composite video waveform. In addition the PAL modifier inverts

the V component of the chrominance signal. This document refers to line based comb decoders when discussing decoders that use inputs from sequential scan lines, i.e. lines from the same field, field based comb decoders when describing decoders that use inputs from sequential fields, and finally frame based comb decoders when examining decoders that use inputs from sequential frames.




Figure 6.

Composite Line-Based Comb Decoders

The phase relationship of the quadrature modulated chrominance signal can also be represented as in Figure 7. The three line comb based decoder is clearly biased towards 1H which illustrates the inherent one line delay through a 3 line comb, while a two line comb based decoder is biased towards 0H. In the following discussions a flat color represents video of constant luma and chroma magnitude and phase.

In NTSC, adding two adjacent lines of flat color will cancel the chroma and leave the luma whereas subtracting two lines of flat color will cancel the luma and leave the chroma. In a 3 line comb filter the flat color on 0H and 2H is added to provide the flat color average before adding or subtracting from 1H.

In PAL, adding the flat color from 0H and 2H will cancel the chroma and leave the luma while subtracting the flat color from 0H and 2H will cancel the luma and leave the chroma. However, chroma generated in this manner has no simple

phase relationship to the chroma on 1H. Therefore normally 0H and 2H are added together to produce the average luma across 3 lines and this is then subtracted from 1H to produce the combed chroma.




Figure 7. Chrominance Vector Rotation in PAL and NTSC

YC Line-Based Comb Filters

The luminance and chrominance signals, are by definition, already separated for YC inputs. However, if the original source was composite, there is a distinct possibility that there is some residual luminance (cross color) in the chrominance signal and some residual chrominance (cross luma) in the luminance signal. It is therefore legitimate to treat these signals as if they were simply the output from bandsplit filters and process the luma and chroma signals accordingly.

D1 Line-Based Comb Filters

A D1 data stream consists of multiplexed Y, CB and CR component data. If the original source was composite there maybe luminance (cross color) in CBCR and chrominance (cross luma) in Y. In the first case any luminance that was passed through a demodulator along with the chroma to produce the baseband CBCR color difference signals would have the same characteristics as chroma. That is to say, the cross color would advance by 180° every line in NTSC and every 2 lines in PAL. It is therefore possible to remove this cross color in a comb filter. In the latter case any chrominance that is still in the Y data can obviously be removed in a comb filter as well.

The original source for the D1 signal could also have been computer graphics. In this case, the comb filter can be used to remove the picture flicker and convert the output to RGB.

NTSC Frame and Field Based Decoders

Composite Frame-Based Comb Filters

In NTSC the chrominance vectors advance by 180 degrees every line, therefore after 525 lines the 2 adjacent frame lines 0H and FR0H and the two consecutive field lines FR0H and FR1H are 180 degrees apart. The flat color on FR0H and FR1H can be added or subtracted to provide the luminance or chrominance to subtract from 0H.




Figure 8. Chrominance Vector Rotation Over 4 Fields in NTSC

Composite Field-Based Comb Filters

In NTSC field based comb decoders, there is an external delay of 263 lines, therefore the 2 adjacent picture lines 0H and F0H and the two consecutive field lines F0H and F1H are 180 degrees apart. The flat color on F0H and F1H can be added or subtracted to provide the luminance or chrominance to subtract from 0H.

PAL Field Decoders

Composite, PAL Field Comb Filters

In PAL field based comb decoders, there is an external delay of 312 lines, therefore the 2 adjacent picture lines 0H and F0H are 180 degrees apart. In fields 5, 6, 7, and 8 the U and V vectors are 180 degrees advanced from fields 1, 2, 3, and 4.




Figure 9. Chrominance Vector Rotation Over 4 Fields in PAL

The TMC22x5yA Comb Filter Architecture

The TMC22x5yA, when implementing a line based comb filter, has a core architecture as shown in Figure 10. The concept of the complementary bandsplit filter is also observed in the complementary comb filter architecture. It is therefore possible to adapt between the complementary comb filter and bandsplit filter without throwing away any of the original composite video frequency spectrum.

The first step in the complementary comb filter is to separate the high frequency luminance from the chrominance signal. This combed high frequency luma signal is shown as *YCOMB* in Figure 10. The second step is to produce an array of comb filter error signals that indicate the degree of confidence that the *YCOMB* signal is just the high frequency luma and not a combination of high frequency luma and chroma smeared over the number of lines used in the comb filter. The signal representing this degree of confidence is termed "K" in Figure 10. The last step is to provide a complementary cross fade between the *YCOMB* signal and the output of the complementary bandsplit filter, shown as *SIMPLE* in Figure 10. The *FLAT* signal is simply a delayed version of the input to the comb filter, therefore the sum of *Output1* and *Output2* will always be equal to the *FLAT* video input.

The TMC22x53A comb filter architecture has three taps. These taps are three consecutive field lines in a line based comb, three consecutive picture lines in a field based comb, or lines that are one frame and one field line apart in the frame based comb. In addition to these different inputs to the comb filter, NTSC and PAL video signals comb over different taps in different architectures, as described in the comb filter introduction.

The total internal pipeline latency is 1H + 40 pixels for 3 line comb filters, for all other comb filter and simple decoder architectures the pipeline latency is 40 pixels.




Figure 10. TMC22x5yA Line Based Comb Filter Architecture

TMC22x5yA Functional Description

Input Processor

The input processor selects between the two external video sources on VIDEO A and VIDEO B. If the TRS stripper or GRS stacker is active, then the user must select the input with either the GRS (in genlock mode) or with the embedded TRS words as output VA. If the input data are separate luma and chroma or Y and C_BC_R data the input processor must be programmed to put the chrominance or C_BC_R onto output VB and the luminance or Y onto VA.

To ensure that the chrominance data or the CBCR data are in two's complement arithmetic format, the register bit MSBI inverts the msb of the DB input. For composite inputs, the IPCMSB register bit should be set LOW, as the ABMUX register bit is used to select the input(s) to the comb filter.

Bandsplit Filter (BSF)

In its simple mode of operation, the TMC22x5yA uses a complementary bandsplit filter, instead of a notch filter for the luma and a bandpass for the chroma. The notch and bandpass filter technique, removes frequency bands from the composite video spectrum which can never be retrieved. The complementary bandsplit filter technique, shown in Figure 12, allows the decoded component video signals to be re-encoded into a composite video spectrum.




Figure 12. Complementary Bandsplit Filter

The complementary bandsplit filter separates the base band composite video into two bands by passing it through a low pass filter and subtracting the low pass (luma) data from the composite video to produce the high pass (chroma) data. As the base bandwidths and subcarrier frequencies of the different NTSC and PAL video formats are so different, and the decoder has to be capable of working over a large frequency range, it is necessary to provide two low pass filters. These filters are selectable by the BSFSEL register bit and are independent of the video standard. A comparison of the different data rates to normalized subcarrier frequencies is provided in Table 2.

The complementary bandsplit low pass frequency response is shown in Figure 13 and Figure 14.




Figure 11. Input Processor



65-22×5y-55




Figure 13. Bandsplit Filter, Full Frequency Response





Pixel Rate (MHz)	F _{sc} (MHz)	Normalized F _{sc}	Comments
12.27	3.57954545	0.2917	NTSC square pixel rate
13.50	3.57954545	0.2652	NTSC D1 pixel rate
13.50	4.43361875	0.3284	PAL-I D1 pixel rate
14.32	3.57954545	0.2500	NTSC four times subcarrier (D2/D3)
14.75	4.43361875	0.3006	PAL-I square pixel rate
15.00	4.43361875	0.2956	PAL-I square pixel rate
17.73	4.43361875	0.2500	PAL-I four times subcarrier (D2/D3)
13.5	3.57561149	0.2649	PAL-M D1 pixel rate
13.5	3.58205625	0.2653	PAL-N D1 pixel rate
14.30	3.57561149	0.2500	PAL-M four times subcarrier (D2/D3)

Table 2. Normalized Subcarrier Frequency as a Function of Pixel Data Rates

Comb Filter Input

The inputs to the comb filter are selected from either the high frequency outputs of the bandsplit filters, if using a chroma comb filter, or the full composite waveforms when implementing a luma comb. The two sets of high and low frequency signals from the bandsplit filters are used for both the luma and chroma *SIMPLE* signals, and in the generation of the comb fail signals. These signals are denoted xHL, xHH, and xHF where L denotes the low frequency portion of the signal, H the high frequency portion of the signal and F the full frequency spectrum of the input signal from line x; and are shown in Figure 15.





The primary and secondary inputs are selected within the input processor. The primary input is normally the undelayed composite video signal in line, field, and frame based comb filters or either the luma or chroma channel when processing YC or D1 signals. The secondary provides the field or frame delayed composite input for field and frame based comb filters and the chroma or luma channel when processing YC or D1 signals.

When implementing a line based comb filter the outputs of 1H bandsplit filter, ie 1HH, 1HL, are delayed through the second line store, LSTORE2. The number of bits delayed is dependent upon the type of comb filter being implemented. For chroma comb filters all the bits of the 1HH signal are delayed, as this information supplies the outer tap of the chroma comb filter, while only the upper bits of 1HL are delayed as this data is used only in the generation of the

luma error signals. In the case of luma combs an equal number of bits of the 1HH and 1HL signals are delayed and summed together to produce the 2HF signal for the outer tap of the luma comb filter. The configuration of LSTORE2 is determined by the SPLIT register bit.

It is important to note that when implementing a field or frame based comb filter the secondary input must be selected by setting the LSIN register bit HIGH, and the first line store, LSTORE1, must be bypassed by setting the LS1BY register bit HIGH.

For YC and D1 processing the secondary input bypasses the comb filter completely and provides the VIDEOB signal input the 3:1 multiplexer used to select the FLAT signal, see Figure 16.

Adaptive Comb Filter


The IPCF[1:0] register bits select the inputs to the adaptive comb filter, this would normally be xHH for chroma combs, xHF for luma combs, and xHL if the luminance signal was to be sampled dropped on the output of the TMC22x5yA. The Gaussian filters in the sample drop mode already limit the chrominance bandwidth to 1.3MHz allowing a [2:1:1] data format on the output, with the luminance signal having been vertically filtered by a fixed 3 line comb filter.

The SIMP selection bit is an internally generated signal based upon the comb filter selected. If a 3 line chroma, luma, or D1 comb filter is selected, due to the internal 1H delay inherent with this type of comb filter, the 1HL and 1HH signals are selected for the respective luma and chroma *SIMPLE* data signals. When any other type of comb filter is selected 0HL and 0HH are selected.

The DLYF selection bit is also internally generated from the type of comb filter selected and whether or not the input is in either the YC or Y & CbCr (ie D1 input) data formats. The

VIDEOB data is always selected when the YCCOMP register bit is HIGH, ie for YC inputs. The selection of 1HF or 0HF depends upon the SIMP selection bit only when the YCCOMP register bit is LOW. Therefore, when YCCOMP is LOW and 0Hx is selected by SIMP then 0HF is selected for the *FLAT* signal, and when 1Hx is selected by SIMP then 1HF is selected for the *FLAT* signal. This ensures that the *FLAT* and *SIMPLE* data selected for any comb filter is delayed by the same amount as the data processed through the comb filter to produce the *COMB* output.

The final selection is the output required for the combed luminance and chrominance data. The output selection can be *SIMPLE*, *COMB*, *FLAT-COMB*, or *FLAT*. Generally *COMB* is selected based upon whether a luma or chroma comb was selected and the complementary output selects *FLAT-COMB*. In the YC and Y & CbCr data modes the *FLAT* signal selects the secondary data and *SIMPLE* or *COMB* can be used to select the primary signal. In these modes the bandsplit filter can be bypassed or used to remove low frequency noise from the chrominance signal if chroma was selected as the primary signal.



The comb filter architecture performs chrominance or luminance comb filtering on PAL or NTSC video signals, by implementing one of sixteen independent chroma and luma comb filter algorithms. The highest level of the adaptive comb filter configuration is determined by the STA[3:0] register bits as shown in Table 3.

Table 3. Comb Filter Architecture

STA[3:0]	Comb Filter Description
0	YC or Composite, PAL or NTSC, 3 line comb
1	YC or Composite, NTSC, 3 line comb (0H & 1H)
2	YC or Composite, NTSC, 3 line comb (1H & 2H)
3	YC or Composite, NTSC, 2 line comb (0H & 1H)
4	YC or Composite, NTSC, (2 line) field comb
5	YC or Composite, NTSC or PAL, field comb
6	YC or Composite, NTSC, (2 line) frame comb
7	YC or Composite, NTSC, frame comb
8	D1, Y or CBCR, 3 line comb
9	D1, Y or CBCR, 3 line comb (0H & 1H)
10	D1, Y or C_BC_R , 3 line comb (1H & 2H)
11	D1, Y or CBCR, 3 line comb (0H & 2H)
12	D1, Y or C_BC_R , (2 line) field comb
13	D1, Y or CBCR, field or 2 line comb (0H & 1H)
14	D1, Y or CBCR, (2 line) frame comb
15	D1, Y or C _B C _R , Frame

The *COMB* signal can be produced in two ways. The first method uses the comb fail detection circuits to select one of

several comb filter architectures. These comb filter architectures weight the three lines by varying degrees depending upon the degree of picture correlation between the inputs to the comb filter. The simple example in Table 4 shows how this process works, in which upper denotes error comparisons between the two lines stores and lower denotes error comparisons between the input and the first line store. The OH, 1H, and 2H terms used in the mathematical description of the comb filter selection refer to the position with respect to the internal line stores. The OH term is the undelayed input, 1H is the output of line store 1, and 2H is the output of line store 2.

In this example a 3 line comb is implemented when in the flat areas of blue or yellow. However, when a difference between the inputs is detected the 3 line comb filter adapts to the 2 line comb filter whose inputs have the smallest difference. This illustrated on line n+4, at which time the comb filter adapts to inputs from 1H (blue) and 2H (blue) and ignores the 0H (yellow) inputs. In cases where there is a difference between all inputs to the comb filter, a 3 line comb filter is selected and the highest set of comb fail signals are sent to the XLUT input logic.

This technique would work well if pictures only contained vertical transitions, which is obviously not the case. Therefore the weighting of these comb filter taps, (0H, 1H, and 2H), are rarely just the simple ratios shown in Table 4. It is worth noting that comb filters that use an even number of lines in the comb filter architecture produce chrominance and luminance signals that are vertically offset by one picture line, i.e. in the middle of the even number of lines used in the comb filter input. While comb filters that use an odd number of lines, in the comb filter architecture, the chrominance and luminance produced is referenced to the center, i.e. the middle line, of the comb filter. This approach can consequentially cause aliasing in decoding composite video signals containing high frequency diagonal transitions. The FAST register bit, when set LOW, filters the comb filter selection to decrease the sensitivity of the adaption algorithm. The second method completely disables the adaption between different comb filters, by setting the ADAPT[1:0] register bits accordingly, see Table 5.

Table 4. Simple Example of an Adaptive Comb Filter Architecture

		Error signals						
Line no.	Input col- or	upper luma	upper sat.	upper hue	lower luma	lower sat.	lower hue	Comb filter selection
n+6	blue	х	х	х	х	х	х	unknown without line n+7
n+5	blue	0	0	0	0	0	0	[0H/4] + [1H/2] + [2H/4]
n+4	blue	0	0	0	>0	0	180	[0] + [1H/2] + [2H/2]
n+3	yellow	>0	0	180	0	0	0	[0H/2] + [1H/2] + [0]
n+2	yellow	0	0	0	0	0	0	[0H/4] + [1H/2] + [2H/4]
n+1	yellow	0	0	0	>0	>0	>0	[0] + [1H/2] + [2H/2]
n	black	х	х	х	х	х	х	unknown without line n-1

In either of these methods, the "*K*" signal can be used to cross fade between the *YCOMB* and the *SIMPLE* bandsplit signals. The resulting comb filter equation can be expressed as:

Combed Luma = Simple + (K * Combed High Frequency Luma)

Combed Chroma = Simple - (K * Combed High Frequency Luma)

In the case of the chroma comb, the weighted combed high frequency luma is subtracted from the *SIMPLE* high pass filter output to produce the combed chroma signal, and for luma comb filters the weighted combed high frequency luma is added to the *SIMPLE* low pass filter output to provide the combed luminance signal.

Comb Fails

The inputs to the comb filter are monitored to detect discontinuities that would cause the comb filter operation to fail. Whenever a significant failure is predicted, the comb filter architecture is modified and an error signal proportional to the discontinuity is produced. For flat areas of color, it is a relatively simple to produce an error signal that switches between the outputs of the comb filter and the simple band split filter without visibly softening the picture horizontally or vertically. However, as horizontal frequencies increase during vertical transitions, so the decision for switching between the comb and simple bandsplit decoder becomes more complex.

A line based comb filter can separate the luma and chroma signals from line repetitive composite video signals, with no loss of luma or chroma bandwidth. However, if there is a vertical transition, i.e. a change from one scan line to the next, as shown for a NTSC two line comb in Figure 17, a *comb fail* occurs. The comb fail shown in Figure 17, clearly illustrates the resulting vertical smearing of the luma and chroma signals.

In addition to the smearing, the resulting phase of the chrominance signal with respect to the burst can cause hue

errors in the demodulated picture. In this example, the chrominance signal would be demodulated with a 180 degree phase error. Unlike the "simple" decoder technique any errors in the comb filter decoding produce components that if re-encoded will never reproduce the original composite video waveform. It is therefore imperative that the number and magnitude of comb fails be kept to its absolute minimum. This is not possible with non-adaptive comb filter architectures, and all vertical and diagonal transitions in the picture will cause irreversible picture degradation. For this reason, all the TMC22x5yA comb filter decoders implement an adaptive comb filter architecture.

To aid in this decision making process, comprehensive comb fail signals are generated and fed to a user-programmable lookup table (XLUT). The output of the lookup table provides the control for the cross fade between the comb and simple bandsplit decoder.

Comb Fail Detection

The traditional approach of using the low frequency data to look for vertical luma transitions, and rectifying the high frequency data to estimate vertical transitions in the chroma provides adequate comb fail detection. However, chroma signals that are equal in magnitude but 180 degrees apart in phase, which can also have a small difference in luma level, for example green and magenta, can produce undetected comb fails in the comb filter output.

To overcome problems with simpler comb fail measurement techniques, the TMC22x5yA generates an array of patented comb fail and comb filter control signals. To produce these signals each input to the comb filter is passed through a simple bandsplit decoder. This provides a luma signal from the low frequency portion of the comb filter input, and the hue (phase) and saturation (magnitude) from the high frequency portion of the comb filter used to generate the *YCOMB* signal and to provide the cross fade control signal "K". The "K" signal can be weighted within the XLUT lookup table, allowing the user to tailor the comb filter response to their system requirements.

TMC22x5yA




Figure 17. Example of a Comb Fail Using a NSTC Two Line Comb Filter

Generation of the Comb Fail Signals

Luma Error Signals

The signals from the 3 low pass filters, OHL, 1HL, and 2HL are subtracted from one another to produce an error signal proportional to the luma comb fail. The resulting signals (0HL - 1HL), produces *LYE*, and either (1HL - 2HL) in NTSC or (0HL - 2HL) in PAL produces *UYE*. The *LYE* and *UYE* luma error signals are rectified if negative. In cases where the luminance component is constant, the error will be zero. Where the luminance goes from black to white over 2 lines, the error signal will go to its maximum value.

The luma error signals can be doubled to facilitate inputs with low picture levels by setting the YESG register bit HIGH. The resulting signal is clipped to ensure no overflow occurs

Hue and Saturation Error Signals

In the past, comb decoders have relied upon comparing the difference in chroma magnitude between two lines to determine a comb fail. In fact, this chroma signal is normally the output of the high-pass or band-pass filter, and therefore contains all the high frequency luminance information as well. As this signal was never demodulated, the sign bit was immaterial and was used only to rectify the chroma signal. This allowed chroma signals which where equal in magnitude but opposite in phase, and high frequency luminance signals, to fool the comb fail circuit.

The TMC22x5yA uses a new, innovative approach to overcome this problem. To detect comb failures in the highfrequency portion of the video signal the outputs from the three high-pass filters, OHH, 1HH, and 2HH, are passed through simple demodulators. The outputs from which provide the phase and magnitude of the in-phase and quadrature components of the high frequency data. These components are compared to determine the difference in phase and magnitude between 0H & 1H in all configurations, *LME* and *LPE*, and between 1H & 2H in NTSC or 0H & 2H in PAL, *UME* and *UPE*. The magnitude error signals can be doubled to facilitate inputs with low picture levels by setting the CESG register bit HIGH. The doubled magnitude error signals are limited to ensure no overflow occurs.

The algorithm used to separate the quadrature components depends upon the relationship between the normalized subcarrier frequency and the number of pixels per line. This algorithm is preset for either a NTSC/M or PAL/I subcarrier frequency and a pixel data rate of 13.5MHz. It is therefore necessary to compensate for other pixel data rates by selecting the appropriate default using the CEST[1:0] register bits.

Picture Correlation

The degree of picture correlation depends upon the differences between the *UYE*, *UME*, and *UPE* upper error signals and the *LYE*, *LME*, and *LPE* lower error signals, and is measured as a percentage of full scale error. In flat fields of color you would have 0% error in picture correlation, however in sharp vertical transitions say between yellow and blue you would have large % errors between *UYE* and *LYE* and between *UPE* and *LPE*, while there would be 0% error between *UME* and *LME*.

Adapting the Comb Filter

In NTSC it is possible to switch from a 3 line comb to a 2 line comb, and then to a simple decoder output. The 3 line comb to 2 line comb switch can be disabled, forcing the 3 line comb to switch directly to simple. The switching between these two comb architectures is independent of the




Figure 18. Generation of Upper and Lower Comb Fail Signals




Figure 19. Comb Filter Selection

mix signal, K. For 3-line Y/C comb filters, an external 1H delay is required in the uncombed channel to compensate for the comb filter delay.

This principle is equally true for NTSC frame and field based comb decoders. The feature is not available for any of the PAL comb filter architectures.

The Comb filter Adaption Threshold register bits CAT[1:0] determine if 5%, 15%, 25%, or 50% errors in picture correlation is required to adapt the NTSC comb filter. In NTSC, due to the 180 degree advance in subcarrier phase per line, it is possible to switch between the 3 line comb and the choice of either the upper two line comb or the lower two line comb. If this switching occurs on a pixel by pixel basis the picture will contain vertical alias components. This artifact can be reduced by either setting the FAST register bit LOW, which filters the comb filter selection, and/ or setting the CAT[1:0] register bits to a higher percentage threshold.


The comb filter adaption is further controlled by the ADAPT[1:0] register bit selection, when the COMB[3:0] register bits select a 3 line comb. These bits control if the comb filter adapts from a 3 line comb to the best of the upper or lower 2 line combs, from a 3 line comb to just the lower 2 line comb, performs a fixed 3 line comb, or implements a best of two 3 line combs in PAL. If the COMB[3:0] register bits select one of the 2 line comb filters, the ADAPT[1:0] register bits are ignored, and no adaption is implemented. The CFSEL[1:0] signal, shown in Figure 19, controls which comb filter is selected on a pixel by pixel basis, and can be externally monitored by reading CFSTAT[1:0] in register 4Bh.

Table 5. Adaption Modes

ADAPT[1:0]	Function
00	Adapts to the best of 3 types of line based comb filters in NTSC only.
01	3 line (tap) comb always adapts to lower 2 line (tap) comb, when the 3 line (tap) comb fails. Normally used with NTSC field and frame based comb filters.
10	3 line (tap) comb only. Never adapts to a 2 line(tap) filter. The higher set of comb filter error signals are sent to the XLUT. NTSC or PAL comb filter.
11	Adapts to best of two 3 line comb filters in PAL only.

XLUT

The comb fail signals control both the comb filter adaption and the cross fade between the adaptive comb filter output *YCOMB* and the *SIMPLE* bandsplit signal. Which of the fail signals is fed to the XLUT is determined by which comb filter is selected in NTSC. When a 3 line comb filter is selected, the larger set of error signals are sent to the XLUT, when a upper 2 line comb is selected *UYE*, *UME*, and *UPE* error signals are selected, and when a lower two line comb filter is selected the *LYE*, *LME*, and *LPE* error signals are selected.





For PAL comb filters the *LYE*, *LME*, and *LPE* errors signals are always selected by default. In this way the error signals into the XLUT always represent the comb filter being implemented. The resolution of the error signals selected is controlled by the XIP[1:0] register bits as shown in Table 6: XLUT Input Selection. The position of these error signals on the XLUT input address X[7:0] is also shown.

Table 6. XLUT Input Selection

XIP[1:0]	Function
00	2 bits of phase error (X[7:6]), 3 bits of chroma (X[5:3]) and luma magnitude error (X[3:0]).
01	4 bits of chroma (X[7:4]) and luma magnitude error (X[3:0]).
10	3 bits of phase error (X[7:5]), 3 bits of chroma magnitude error (X[4:2]), and 2 bits of luma magnitude error (X[1:0]).
11	4 bits of phase error (X[7:4]) and chroma magnitude error (X[3:0]).

The selected comb fail signals are translated by the userprogrammed configuration within the 256*5 XLUT into the mix signal (K) which controls the 30 levels of cross-fade between the weighted comb filter and the band split filters. The 1 to 31 mix signal is modified on the input to the crossfade to produce a 0 to 32 control signal, as shown in Table 7.

Table 7. XLUT Output Function.

XLUT OUTPUT	к
0	Special function (e.g. luma comb and HPF on chroma)
1	0 - 100% Bandsplit
2	2
3	3
:	:

Table 7. XLUT Output Function. (cont.)

XLUT OUTPUT	к
16	16 - 50% Bandsplit, 50% Comb
:	:
29	29
30	30
31	32 - 100% Comb

The special function assigned to K = 0 is programmed into the XSF[1:0] register bits, as shown in Table 8.

Table 8. XLUT Special Function Definitions

KIP ₁₋₀	XLUT special function selection		
	Y	C	
00	comb	simple	
01	simple	comb	
10	flat with notch	simple	
11	flat with notch	comb	

The "Flat with notch" selection passes the *FLAT* input through onto the luminance channel and selects the notch filter, centered at 0.25 of the normalized clock frequency. This mode is therefore only useful with inputs at 4*Fsc or in cases when a notch at 0.25 of the normalized clock frequency is adequate for application.

The XLUT output, is fed through a bypassable low-pass filter KLPF to avoid switching between comb and simple decoders on a pixel by pixel basis. When the special function is selected (K = 0) the input to the KLPF is held and the filter is automatically bypassed. The output of the XLUT can be externally monitored by reading XOP[4:0] in register 4Bh.




Figure 21. Block Diagram of Digital Burst Locked Loop

Digital Burst Locked Loop

The digital burst locked loop provides sine and cosine signals which are phase locked to the incoming burst signal. These sine and cosine signals are used to demodulate the chrominance data, producing the U and V color-difference signals. The U data are phase-referenced to sin(wt) and the V data to cos(wt). The demodulated signal is passed through a low pass filter to remove signals at twice the subcarrier frequency. The magnitude of the U and V data within the demodulated burst signal provides the error signal which, after filtering, is used to adjust the frequency and/or phase of the subcarrier DDS. The output of the subcarrier DDS is translated into sine and cosine signals in ROM-based lookup tables. The PALODD signal is low on lines without the 180 degree phase advance in the modulated V signal, termed NTSC lines, and high for lines with the 180 degree phase advance, termed PAL lines. This signal is used in the burst locked loop to advance the phase of the cosine table on PAL lines. PAL-ODD is always low for NTSC.

Color Kill Counter

The demodulated U and V components are compared to a programmable burst level threshold. If both the U and V data fall below this threshold, a color kill flag is set high. The color kill counter is incremented once per line if the color kill flag is high. If the count reaches 127 within one field, the color kill circuit becomes active during the next field group. When this occurs, the input video will be passed unaltered on the luminance channel and the color difference signals will be set to chroma black.

The color kill signal remains active until a field with less than 127 lines without burst is encountered, at which time, during the next vertical blanking period, the decoder is reset. The operation of the color kill logic can be monitored externally by reading the MONO register bit in register 44h. The MONO bit is HIGH for composite and YC video signals and LOW for monochrome signals.

Field Flag, FLD

The FLD signal is the lsb of the field count FID₂₋₀ and is LOW for fields where the first vertical sync occurs in the first half of the line and is HIGH for fields when it occurs in the second half of the line. This signal is synchronized with the frame and color frame flags in the FID generator.

Frame Bit NTSC

The middle bit (frame bit) of the field count is determined,

by the phase of the subcarrier on a given pixel and on a given line. The signal used to determine this is NFDET (New Field DETect), and occurs when the line count is zero and the pixel count is one of four programmable pixel positions, zero, one, two, or three.

PAL

The frame bit in PAL is detected through the Bruch blanking sequence. The error signal control circuit generates a color kill flag whenever a line is detected without a burst. It is therefore possible to compare this signal with specific line idents to determine the field sequence in both PAL-I and PAL-M. A set of specific patterns determine the correct phase of FID₁; if any of these patterns is detected then FID₁ is forced to a known state and then flywheels until the next fixed pattern is detected.

Internal line #	Burst present	Internal frame #	Internal field #
5	No	0 or 2	0 or 4
309	No	0 or 2	0 or 4
6	Yes	0 or 2	1 or 5
309	No	0 or 2	1 or 5
5	Yes	1 or 3	2 or 6
309	Yes	1 or 3	2 or 6
6	No	1 or 3	3 or 7
309	Yes	1 or 3	3 or 7

Table 9. PAL-B,G,H,I Bruch Blanking Sequence

The frame bit is low for frames 0 and 2 and high for frames 1 and 3.

		5 - 1		
Internal line #	Burst present	Internal frame #	Internal field #	
7	No	0 or 2	0 or 4	
258	Yes	0 or 2	0 or 4	
7	No	0 or 2	1 or 5	
259	No	0 or 2	1 or 5	
7	Yes	1 or 3	2 or 6	
258	No	1 or 3	2 or 6	
7	Yes	1 or 3	3 or 7	
259	Yes	1 or 3	3 or 7	

Table 10. PAL-M Bruch Blanking Sequence

The frame bit is low for frames 0 and 2 and high for frames 1 and 3.

PAL Color Frame Bit

The PAL color frame bit is the msb of the field count, FID₂. In NTSC this is always low, as NTSC has only a 4 field sequence. For both PAL-I and PAL-M inputs, the PAL color frame bit is determined in the same way the frame bit is determined in NTSC, by using the phase of the subcarrier on a given pixel and on a given line.

Hue Control

One of two programmable 16 bit system phase offsets can be added to the subcarrier oscillator between SAV and EAV. The selection is made by the BUFFER pin. This feature allows the user to change the picture hue on known frames without affecting the burst locked loop.

System Monitoring of the Burst Loop Error

The burst loop error signal is stored once per line in an 8 bit register that can be accessed over the microprocessor port. This allows the user to check for non-mathematical PAL inputs and to the change the decoder architecture from framebased to line-based or simple decoder depending on this information.

Demodulation Low Pass Filter

There are two different demodulation low pass filters that can be selected under software. For PAL inputs with normalized subcarrier frequencies greater than 0.3 of the sampling frequency, it is recommended you use "demodulator filter 2" to stop aliasing of the second harmonic of the demodulation chrominance signal and the baseband color difference signals. Gaussian filters are used for both demodulation filters as they have no negative coefficients and therefore have no undershoots or overshoots which could cause in-band ringing.




Figure 22. Gaussian Low Pass Filters




Figure 23. Gaussian LPF Passband Detail

Bypassing the Chrominance Demodulator

The demodulation of the chrominance signal needs to be bypassed when the decoder is processing CBCR component data or when a YC output is required. The bypass operation is controlled by the DMODBY register bit.

Bypassing the Demodulation Low Pass Filter

The demodulation low pass filter needs to be bypassed when processing C_BC_R component data or when a YC output is required. The C_BC_R data can also be passed through the Gaussian filter if the bandwidth needs to be reduced. The bypass operation is controlled by the GAUBY register bit.

Chrominance Coring

Chrominance coring, when active, sets the lsbs of the chroma channel (below a programmable threshold) to zero.

VMCR5 Operation

When VMCR5 is HIGH, the decoder will grab one line of video in LSTORE1. This effectively removes the comb filter from the decoding process, and the comb filter output is forced to simple mode.

Output Processor




Figure 24. Output Processor Block Diagram

Clamp Circuit

A clamp pulse generated by the Burst Gate signal is used to grab either a sample of the low-pass-filtered luma during the video back porch, the signal on VIDEOB, or one of two internally generated levels. The selection is made by the CLMP[1:0] register bits.

Table 11. Blanking Level Selection

CLMP[1:0]	Blanking Selection		
00	Internal 240 level		
01	Internal 256 level		
10	External VIDEOB Input		
11	Internal LPF Output		

The blanking level is subtracted from the decoded luma. If the sign is negative, the result is assumed to be mixed sync and is passed through a delay and into the sync gain stage within the output matrix. If the sign is positive, the result is assumed to be pure luma (blanking to peak white) and is fed to the pedestal removal circuit.

Pedestal Removal

The 8 bit programmable pedestal is subtracted from the pure luma signal. The negative super black signals are clipped to zero when register 0Ah bit 4 is set LOW, or the super black signals are passed through the luma scalar when register 0Ah bit 4 is HIGH.

Clamp Generator

The TMC22x5yA has the unique option to output a negative going clamp pulse that is 0.5 μ sec wide. This pulse can be output on the AVOUT pin by placing a HIGH on register 24 bit 7. The pulse's position relative to HSYNC can be varied by register 25. This value is the number of PCK clock cycles after an HSYNC that the pulse will be output to the pin. The

clamp pulse can be used to control where an analog clamp circuit grabs the analog reference to establish the correct voltage level into the A/D. Usually the clamp pulse is generated on the back porch or duing the sync tip of a video line.

Adaptive Notch Filter

The PAL line-locked comb decoder can never provide perfect subcarrier cancellation due to the 25Hz offset in the subcarrier frequency. This 25Hz offset causes residual and phase modified subcarrier to be left on the luminance signal which can produce a visible dot crawl on flat areas of color. However, for all comb filter structures, the quality of the comb depends on the quality of the sampling clock, as line to line clock jitter will also cause small phase changes between the inputs to the comb filter. It is therefore possible that NTSC comb decoders may also require some coring of the luma output. To meet the wide range of sample frequencies that the decoder must deal with two separate coring filters are selectable.

The luma signal from the pedestal stripper is compared against the preceding pixel to detect the magnitude change between pixels. This magnitude difference will be almost zero for flat areas of picture, and large for high frequency changes in the picture. The magnitude difference is compared to one of four programmable thresholds. The programmable threshold is selected by the ANT₁₋₀ register bits as shown in Table 12.

Table 12. Adaptive Notch Threshold Control

ANT ₁₋₀	Magnitude difference	
00	less than 16	
01	less than 12	
10	less than 8	
11	less than 4	

If either of the error signals indicates that the magnitude difference is above the programmed threshold, or if ANEN is LOW, the adaptive notch filter is bypassed. The output of the adaptive notch filter is rounded to 8 or 10 bits, or the luma data that bypasses the coring filter is truncated to 8 or 10 bits depending upon the CORO register bit.




Figure 25. Adaptive Notch Filters

Luma Notch Filter

The simple luma notch filter is centered at 0.25 of normalized frequency, it therefore intended for use only in the subcarrier mode (4 * fSC) and for limited use with 13.5MHz NTSC as the subcarrier sits at 0.265 of normalized frequency. The notch filter is enabled by setting the NOTCH register bit HIGH.




Figure 26. Luminance Notch Filter

Matrix

The magnitude of the decoded luminance and color difference signals will vary, not only with the standard, but also with the input mode. For this reason the output matrix contains programmable multipliers, and not just fixed scaling factors. The following sub sections explain the different scalar in the output matrix. The gain term in the Y, mixed sync, U and V scalar is the same - only the weighting makes them different. The scalar are capable of independently providing 6dB of gain if required.

Programmable U Scalar

The U scalar (UGx) provides the weighting required to produce (B-Y) or CB from the demodulated U signal.

hence
$$(B-Y) = UGx * U$$

where UGx = gain / 0.493, and

$$C_B = UGx * U$$

where UGx = (gain * 448) / Umax

UGx has a scaling range of 0 to (2047/256).

Programmable V Scalar

The V scalar (VGx) provides the weighting required to produce (R-Y) or C_R from the demodulated V signal.

hence

$$(R-Y) = VGx * V$$

where VGx = gain / 0.877, and

$$C_R = VGx * V$$

where VGx = (gain * 448) / Vmax

VGx has a scaling range of 0 to (1023/256).

Programmable Y Scalar

The Y scalar (YGx) provides the scaling for the luminance signal if the output is YC_BC_R , or controls the magnitude of the RGB output along with the U scalar and V scalar. It is not possible to control the magnitude of the RGB signals independently.

YGx has a scaling range of 0 to (1023/256).

Programmable MS Scalar

The sync scalar (SGx) provides the scaling for the sync signal if the output requires sync on RGB. The programmed sync scaling factor is used during the horizontal and vertical burst blanking periods. During the active lines, the luma scaling factor is used to allow scaling of "super blacks" etc., which will be passed down the mixed sync path because they fall below the clamp level.

SGx has a scaling range of 0 to (1023/256).

Fixed (B-Y) and (R-Y) Scalars

These two scalars are zero when the output is YC_BC_R and provide the (B-Y) and (R-Y) weighting when the output is RGB. These are fixed scaling factors and are derived from the following equations.

(G-Y) = - [(0.299/0.587) * (R-Y)] - [(0.114/0.587) * (B-Y)]

(G-Y) = - [(1043/2048) * (R-Y)]- [(398/2048) * (B-Y)]

Y Offset

The 8 bit Y offset adds any offset required in the Y or RGB data outputs. For example 64 (16) for the 64 (16) to 940 (235) 10 bit (8 bit) 601 outputs. When the output is YC_BC_R this offset is applied to the luminance data only. The Y offset also provides the blanking level for RGB outputs with syncs.

Matrix Limiters

The different limiters are listed below, 10 bit data is assumed.

Table 13. Matrix Limiters

LMT ₁₋₀	Comments		
00	RGB output format, limited from 0 to 1023		
01	YC _B C _R output format, Y limited from 0 to 1023 and C _B C _R limited to $+/-$ 511.		
10	RGB output format, limited from 64 to 940		
11	YC _B C _R output format, Y limited from 64 to 940 and C _B C _R limited to +/- 448		

Examples of Output Matrix Operation

From the SMPTE-170M specification:

Color	Y	U	V
White	584	0	0
Yellow	523	-236	54
Cyan	423	79	-332
Green	361	-156	-278
Magenta	267	156	278
Red	205	-79	332
Blue	105	236	-54
Black	44	0	0

YCBCR data ranges are:

Y data range is 64 to 940 (876) CBCR data ranges are 64 to 960 (+/- 448)

Matrix programming:

 $\begin{array}{l} YGx = (876 \ / \ 540) = 1 + (159 \ / \ 256) \\ UGx = (448 \ / \ 236) = 1 + (230 \ / \ 256) \\ VGx = (448 \ / \ 332) = 1 + (89 \ / \ 256) \\ YOFF = 64 \\ PED = 44 \end{array}$

	Deco	oder Ou	utput	CCI	R 601 S	брес
Color	Y	Св	CR	Y	Св	CR
White	939	0	0	940	0	0
Yellow	841	-448	73	840	-448	72
Cyan	678	150	-447	678	151	-448
Green	578	-296	-376	578	-296	-375
Magenta	426	296	376	426	296	375

TMC22x5y	١
----------	---

	Decoder Output			CCIR 601 Spec		
Color	Y	Св	CR	Y	Св	CR
Red	325	-150	447	326	-151	448
Blue	163	448	-73	164	448	-72
Black	64	0	0	64	0	0

PAL digital composite input and RGB (0-1023) outputs:

Color	Y	U	V
White	572	0	0
Yellow	507	-250	57
Cyan	401	84	-352
Green	336	-165	-295
Magenta	236	165	295
Red	171	-84	352
Blue	65	250	-57
Black	0	0	0

The nominal scaling factors are simply:

YGx = 1023/572 = 1 + (202/256) UGx = (1023/572)*(1/0.492) = 3 + (163/256) VGx = (1023/572)*(1/0.877) = 2 + (10/256) YOFF= 0 PED = 0

Color	G	R	В
White	1023	1023	1023
Yellow	1023	1023	0
Cyan	1023	0	1023
Green	1023	0	1
Magenta	0	1023	1022
Red	0	1023	1
Blue	0	0	1023
Black	0	0	0

It is also possible with the architecture supplied to use the limiters on the output of the matrix to clip the output video deliberately by using a slightly larger gain than is required. The Y_Offset can achieve the same by setting its value to be one lsb less than the minimum clip level.

Buffer Registers

The BUFFER pin allows the user to externally switch between two sets of internal registers that have the same function. This register buffering allows the matrix gain, picture hue, and luma offset to be changed at a known time relative to the input data.

Registers 17 to 1D are selected when the BUFFER pin is LOW and registers 27 to 2D are selected when the BUFFER pin is HIGH. If the msb of the decoder product code DPC₂ is LOW, an 8 bit decoder has been selected and the bottom 2 bits of registers 17 to 1A and 27 to 2A are forced to zero.

Simple Luma Color Correction

If the YBAL register bit is set HIGH, and the luma data reaches or exceeds the luma limits, there should be no C_BC_R or UV data at that time; therefore the color data are set to ZERO. If YBAL is set LOW then the C_BC_R/UV data are unaffected by the luma data.

CBCR MSB Inversion

The msb of the CBCR data can be inverted by setting the MSBO register bit HIGH. As this would affect the chroma blanking level, this circuit appears at the output of the MATRIX circuit.

Output Rounding

For compatibility with 8 bit systems, the output of the matrix can be rounded to 8 bits by setting the RND8 register bit HIGH.

Output Formats

RGB Outputs

The RGB data are simply passed through to the decoder output. When the DRSEN register bit is HIGH the DRS data are inserted into the green data path only.

YUV Outputs

The YUV data are simply passed through to the decoder output. When the DRSEN register bit is HIGH the DRS data are inserted into the luminance data path only.

YCBCR Outputs

The YC_BC_R data can be output in 3 ways, depending upon the CDEC, F422, and YUVT register bits. These output modes are summarized in .

When CDEC is HIGH and F422 is HIGH, the G/Y output is set to 64 and the B/U output is set to 512 between the EAV TRS data word and the first preamble word of the SAV TRS, i.e. during the digital horizontal blanking period. When YUVT is HIGH, R/V is set to 512, 64, 512, 64, etc., starting after the EAV TRS data word and finishing before the SAV preamble.

Decimating CBCR Data

Whenever the CDEC register bit is set HIGH the B/U and R/V data are simply sample dropped, with respect to

CBSEL, to produce the multiplexed CBCR data stream at the PCK clock rate. If the input was initially D1 then the dropped samples will be the interpolated samples produced by the chroma interpolation filter. If however the CBCR data are simply weighted UV data then the sample dropped demodulated color difference signals (UV) will alias around 0.25 of the normalized sample frequency.

Multiplexed YC_BC_R Output (TRS Words Inserted)

When both the CDEC and YUVT register bits are HIGH the Y, CB, and CR component data are multiplexed into a single 27MHz (PXCK) data stream with embedded TRS words. The TRS words are generated based on the HSYNC or VSYNC pulses provided to the decoder, and the internally derived horizontal blanking (HBLK), vertical blanking (VBLK), and the field flag (FLD). This mode of operation is only available if a line locked PXCK clock, at 27MHz, is provided. The TRS words will be generated with respect to the HSYNC\ signal as per the ANSI/SMPTE 125M-1992 and CCIR 656 specifications.

YC Outputs

The YC data are passed through to the decoder output. When the DRSEN register bit is HIGH the DRS data are inserted into the luminance data path only. The luminance appears on G/Y, chrominance is on B/U and the R/V output is set to zero, by setting the V_scalar to zero.

The LDV Clock

The decoder can accept clocks at either the pixel clock rate (PCK) or at twice the pixel clock rate (PXCK). In the cases where the clock provided is PXCK, for example the genlock mode, the output data still needs to be at the PCK clock rate. To aid in the design of external circuitry a LDV clock is provided if the LDVIO register bit is LOW, if LDVIO is HIGH then the LDV pin becomes an input for an external clock.

If an external LDV clock is employed the user must ensure that the rising edge of the external LDV meets the specified setup and hold times relative to the input CLOCK pin. The selection of which clock to use on the decoder output is set by the OPSEL register bit. When OPSEL is set LOW the output is clocked at the same rate as the clock on the CLOCK pin, and when OPSEL is set HIGH the output is clocked by the internal or external clock on the LDV pin.

CDEC	YUVT	F422	G/Y	B/U	R/V	Comments
0	x	х	G or Y	B or CB	R or CR	[4:4:4] data
1	0	0	Y	Св	CR	[4:2:2] data
1	0	1	Y	CBCR	0	[4:2:2] data
1	1	х	Y	CBCR	D1 data	[4:2:2] data & D1 output

Table 14. Output Format

58

Sync Pulse Generator

The vertical and horizontal references to the decoder can be from external VSYNC and HSYNC pulses, decoded from TRS and TRS-ID words, or from the internal sync separator which extracts the sync information from the digitized input video.

The sync pulse generator (SPG) provides all the clock and enable pulses required to synchronize the decoder operation to the incoming video signal. These pulses are described below, along with the microprocessor data required to control them.

Internal Field and Line Numbering Scheme

The internal line numbering of the digital decoder differs from the standard video line numbering as shown in the following tables. The internal line numbers for a 3 line comb advance the numbering by 1 line with respect to the input, but are identical with respect to the internally one line delayed decoded video.

Table 15. NTSC Field and Line Numbering

Standard Field #	Standard Line #	Internal Field #	Internal Line #
1 & 3	1 - 3	1&3	260 - 262
1 & 3	4 - 263	0 & 2	0 - 259
2 & 4	264 - 265	0&2	260 - 261
2 & 4	266 - 525	1&3	0 - 259

Table 16. PAL B,G,H,I Field and Line Numbering

Standard Field #	Standard Line #	Internal Field #	Internal Line #
1 & 5	1 - 312	0 & 4	0 - 311
2&6	313 - 625	1 & 5	0 - 312
3 & 7	626 - 937	2&6	0 - 311
4 & 8	938 - 1250	3&7	0 - 312

Table 17. PAL M Field and Line Numbering

Standard Field #	Standard Line #	Internal Field #	Internal Line #
1 & 5	1 - 262	0 & 2	0 - 261
2&6	263 - 525	1 & 3	0 - 262
3 & 7	1 - 262	0 & 2	0 - 261
4 & 8	263 - 525	1 & 3	0 - 262

HSTBG (Burst gate)^{*}

The burst gate starts the 16 clock period average of the demodulated burst envelope. The position of the burst gate is programmed into a register as the number of clock periods from the falling edge of sync to the burst envelope.

* Signal is available over the microprocessor data bus.

HBLK (Horizontal Blanking Period)*

The horizontal blanking period is LOW between the start of SAV and the end of EAV. This signal is used in several places:

- a) To clear the SYSPH offset when LOW, this is required for correct operation of the subcarrier phase locked loop,
- b) To aid in the comb filter management,
- c) To remove the burst envelope on the demodulated UV data,
- d) To remove the syncs on the BLUE and RED outputs.

BBLK (Vertical Burst Blanking Period)

The vertical burst blanking blanks the lines with no burst from the burst phase locked loop. This signal is decoded from the line ident, LID₄₋₀, and is modified by the video standard and the field count.

MBLK (Mixed Blanking)

This signal is used in the matrix to switch between the sync scalar and the luma scalar. The $\overline{\text{MBLK}}$ signal is active whenever $\overline{\text{HBLK}}$ is active or becomes active when $\overline{\text{VBLK}}$ becomes active. $\overline{\text{MBLK}}$ is also active in PAL on line 310 when both VACT1 and FLD are HIGH and in NTSC and PAL M on line 259 when VACT2 is HIGH and FLD is LOW.

FLD^{*}

The FLD is LOW for field 1 and HIGH for field 2.

LID4-0

The line ID signals are used in the vertical comb filter management to control the comb filter on the leading and trailing lines of active video around the vertical blanking period, to start and stop the VINDO operation, and in generating the vertical blanking and burst blanking periods.

VACT2^{*}

VACT2 is HIGH during the second half of all active lines.

GRABF^{*}

The GRABF signal goes HIGH when the internal field count is equal to the programmed field number for the GRAB operation. f a pixel grab is being, this signal is held HIGH to not inhibit the GRABS signal on each line.

GRABL^{*}

The GRABL signal goes HIGH when the internal line count is equal to the programmed line number for the GRAB operation. If a pixel grab is being performed, this signal is held HIGH to not inhibit the GRABS signal on each line.

GRABP^{*}

The GRABP signal goes HIGH when the internal pixel count is equal to the programmed pixel number for the GRAB operation.

DVSYNC and **DHSYNC** (Output Pins)

The $\overline{\text{DVSYNC}}$ and $\overline{\text{DHSYNC}}$ signals are active when GCR_2 is LOW. When GCR_2 is HIGH these signals are three stated. Three line comb based decoders have an inherent line delay, therefore the input $\overline{\text{VSYNC}}$ and $\overline{\text{HSYNC}}$ signals can not be just delayed by a few registers and output as $\overline{\text{DVSYNC}}$ and $\overline{\text{DHSYNC}}$: they need to be delayed by one complete line. In all other comb filter configurations the $\overline{\text{DVSYNC}}$ and

PRODUCT SPECIFICATION

DHSYNC are referenced to the input data (0HFLAT) and not the output of the LSTORE1, i.e. 1HFLAT.

The duration of the $\overline{\text{DVSYNC}}$ signal is fixed to one line and the duration of the $\overline{\text{DHSYNC}}$ signal is 64 clock periods. Both these signals are generated by the internal horizontal and vertical state machines.

The falling edge of these signals relative to the data matches the requirements of the TMC22x91 family of digital encoders.

AVOUT Active Video (Output Pin)

The decoder produces an active video signal starting 4 PCK before the programmed start of active video and ending 4 PCK after the programmed end of active video. This signal is used in both the video mixer (TMC22x8x) family and the digital encoder (TMC22x9x) family. The end points of this signal are flagged by the internally generated SAV and EAV signals.

VBLK (Vertical Blanking Period)**

The vertical blanking period conforms to the CCIR 656 specification for D1 component data streams. This signal is decoded from the line ident, LID₄₋₀, and is active low.

Table	18.	Vertical	Blanking	Period
-------	-----	----------	----------	--------

	Internal field no	Internal line no
NTSC	0,2	0 - 5
		260 & 261
	1,3	0 - 6
		260 - 262
PAL	0, 2, 4, & 6	0 - 21
		310 & 311
	1, 3, 5, & 7	0 - 22
		311 & 312
PAL-M	0, 2, 4, & 6	0 - 5
		260 & 261
	1, 3, 5, & 7	0 - 6
		260 & 262

BBLK (Vertical Burst Blanking Period)

The vertical burst blanking blanks the lines with no burst from the burst phase locked loop. This signal is controlled by the video standard and the field count. The burst blanking signal is active low.

Table 19. Vertical Burst Blanking Period

	Internal field no	Internal line no
NTSC	0,2	0 - 5
		259 - 261
	1,3	0 - 6
		260 - 262
PAL	0 & 4	0 - 5
		309 - 311
	1 & 5	0 - 5
		309 - 312
	2 & 6	0 - 4
		310 & 311
	3 & 7	0 - 6
		310 - 312
PAL-M	0 & 4	0 - 7
		259 - 261
	1 & 5	0 - 7
		259 - 262
	2 & 6	0 - 6
		258 & 261
	3 & 7	0 - 6
		260 - 262

LID4-0 List of Line Idents

The line numbers required to produce all the decoder control signals are summarized in

Table 20. Table of Line Idents, LID[4:0]

Line no:	LID4-0		
0	00		
1 - 4	01		
5	02		
6	03		
7	04		
8	05		
9 - 16	06		
17	07		
18	08		
19 - 21	09		
22	0A		
23	0B		
24	0C		
25 - 257	0D		
258	0E		
259	0F		

^{**} Signal is available over the microprocessor data bus.

Table 20. Table of Line Idents, LID[4:0] (cont.)

	,		
Line no:	LID4-0		
260 & 261	10		
262	11		
263 - 307	12		
308	13		
309	14		
310	15		
311	16		
312	17		

Timing Parameters

Subcarrier Programming

The color subcarrier is produced by an internal 28 bit Direct Digital Synthesizer (DDS) which is phase locked to the burst signal of the digitized video input. The nominal frequency is programmed into the DDS as follows:

 $FREQ = (number of subcarrier cycles per line / number of pixels per line) * 2^28$

An example would be NTSC subcarrier mode

FREQ = (227.5 / 910) * 2^28 = 4000000 hex

Horizontal Timing

The horizontal video line is broken down into four horizontal timing parameters.

STS: The number of pixels between sync pulses

STB: The number of pixels between the nominal mid point of sync and the start of the 16 pixel burst gate. This value is modified depending upon the mode of operation.

Table 21. Timing Offsets

Standard	Mode	Offset required
x	Genlock	-8
x	Line locked	-8
x	Subcarrier	-22
PAL	D2 mode	-12
NTSC	D2 mode	-8
x	D1 mode	+12

BTV: The number of pixels between the start of the 16 pixel burst gate and the nominal start of active video.

AV: The number of active pixels in the active video line.

The difference between the sum of STB+BTV+AV subtracted from STS provides the nominal front porch.

Horizontal and Vertical Timing Parameters

When external horizontal and vertical syncs are provided the timing shown in Figure 28 is required to synchronize the internal state machines to beginning of a field (3, 5, or 7). For field 2 (4, 6, or 8) the falling edge of $\overline{\text{VSYNC}}$ must occur at least 2 clock periods but not more than (H-2) clock periods after the falling edge of $\overline{\text{HSYNC}}$, where H is the total number of pixels in an active video line.




Figure 27. Horizontal Timing





Figure 28. External HSYNC and VSYNC Timing for Field 1 (3, 5, or 7)








Figure 30. PAL-B,G,H,I,N Vertical Interval

Preliminary Information




Figure 31. PAL-M Vertical Interval

Preliminary Information

The VINDO circuit uses the line idents on LID₄₋₀, and the blanking signals to control the comb filter output and the blanking of the YUV data in the output matrix during the vertical blanking period.

The vertical window VINDO starts on the first line after the last equalizing pulse, at LID₄₋₀ = 02. The VINDO stays HIGH from this line until the VINDO count = VINDO4-0, or the \overline{VBLK} signal goes HIGH, at which time the VINDO goes LOW. While the VINDO is HIGH the decoder operation is controlled by VDIV, and during the time the VINDO and \overline{VBLK} are LOW the decoder operation is controlled by VDOV.

Table 22. PAL VINDO operation

LID4-0	VINDO	VDIV	VDOV	Y	С
00 - 01	х	х	х	normal	normal
02 - 0A	1	0	х	simple	simple
02 - 0A	1	1	х	flat	black
02 - 0A	0	х	x 0 black		black
02 - 0A	0	х	1	simple	black
0B - 17	x	х	х	normal	normal

NTSC VINDO operation

LID4-0	VINDO	VDIV	VDOV	Y	С
00 - 02	х	x x		normal	normal
03 - 06	1	0	х	simple	simple
03 - 06	1	1	х	flat	black
03 - 06	0	х	0	black	black
03 - 06	0	х	1 simpl		black
07 - 17	х	х	х	normal	normal

Video Measurement

The TMC22x5yA supports a comprehensive set of video measurement techniques to aid the user in setting up the gain, phase, etc. of the decoder and in tracking down system errors.

Pixel Grab

The pixel grab allows the user to grab one pixel every line, or one pixel out of the four field sequence in NTSC or the 8 field sequence in PAL, under software control. The SET pin can also be used to produce the pixel grab pulse if $SET_{2-0} = 110$ and PGEXT is set HIGH.

The 10 bit G/Y, B/U, R/V outputs are stored in one set of four 8 bit registers in the FORMAT block, while the 10 bit luma and mixed sync data and the 10 bit demodulated U and V color difference signals are stored in a set of five 8 bit registers in the GRAB circuit block. The pixel grab signal, PIXEL, whether internally or externally generated, is internally delayed to ensure that the all the grabbed data are from the same pixel relative to the line sync pulse. The PIXEL signal is equal to PGRAB or the logical AND of PGRAB with FGRAB and LGRAB, and is controlled by the LPGEN, PGEN, and PGEXT register bits.

The luma and mixed sync signals are multiplexed on the YMS data bus and the U and V signals are multiplexed on the UV data bus, at the PXCK clock rate. The pixel grab signal accommodates for this when grabbing these components.

An example of the pixel grab feature, is grabbing a pixel in the center of the burst period allowing the user to check the burst height by reading the magnitude of the demodulated U and V components. This allows the user to compensate for any chrominance gain errors in the output matrix.




Figure 32. Pixel Grab Locations

LGEXT	PGEN	PGEXT	LGEN	GRABS signal			
0	0	x	х	GRABS = 0			
0	1	0	0	GRABS = PGRAB			
0	1	0	1	GRABS=FGRAB & LGRAB & PGRAB			
0	1	1	х	GRABS = NOT (SET pin)			
1	х	0	х	GRABS = PGRAB			
1	х	1	х	GRABS = NOT (SET pin)			

Table 23. Pixel Grab Control

If a single pixel every 4 fields in NTSC and 8 fields in PAL is required to be grabbed, PGG and PGEN in register 30h should be set HIGH. The pixel grab signal is the logical AND of the GRABP, GRABL, and GRABF signals. GRABP goes HIGH whenever the pixel count equals the programmed pixel grab number, GRABL goes HIGH for one line whenever the line count equals the programmed line number, and the GRABF goes HIGH for a field whenever the field number equals the programmed field count.

If the same pixel on every line is required to be grabbed, then PGG should be set LOW, which internally forces GRABL and GRABF to be forced HIGH enabling the pixel grab whenever GRABP goes HIGH. The SET pin can be used to provide an external grab signal when PGEXT is set HIGH in register 30h and the SET function in register 00h, SET[2:0] is programmed to 110 (binary). In this mode the falling edge on the SET pin triggers the pixel grab.

The GRABP, GRABL, and GRABF signals are available on bits 0,1, and 2 respectively of the read only register 41. An example of the pixel grab feature, would be grabbing a pixel in the center of the burst period allowing the user to check the burst height by reading the magnitude of the demodulated U and V components. This would then allow the user to compensate for any chrominance gain errors in the output matrix.

The pixel grab value is delayed by 29 pixels from the pixel count. This is the delay for all the pixel grab registers. Figure 33 shows this delay relative to GHSYNC. This means that if 29 is placed in the PG value, the actual pixel grabbed is pixel 0.

The top two bits of the PG value provide the quadrant and the bottom 9 bits provide the offset within that quadrant. The integer part of STS/4 gives the maximum count for each quadrant while the fractional result (bottom two bits) provides the 0,1,2, or 3 count offset for the last quadrant.

For pixels value <= 4*Int(STS/4) PG[10:9] = quadrant number PG[8:0] = max quadrant count - Int(STS/4) + pixel offset

For pixels value > 4*Int(STS/4)The quadrant is always number 3, ie PG[10:9] = 11 while the pixel in excess of 4*Int(STS/4) is added to 1536.




Figure 33. Relationship Between Pixel Count and Pixel Grab Value

Examples:

NTSC std with STS programmed to 858. Base pixels per quadrant = Int(858/4) = 214

Pixel 0:

- 1. Pixel $0 \le 4*Int(858/4)$
- 2. Required pixel 0 < 214 therefore quadrant = 0, [PG[10:9] = 00]
- 3. PG[10:0] = 511 214 + (0 + [0 + 214]) = 297

Pixel 56:

- 1. Pixel 56 <= 4*Int(858/4)
- 2. Required pixel 56 < 214 therefore quadrant = 0 [PG[10:9] = 00]
- 3. PG[10:0] = 511 214 + (56 [0*214]) = 353

Pixel 250:

- 1. Pixel 250 <= 4*Int(858/4)
- 2. Required pixel 250 > 214 therefore quadrant =/= 0
- 3. Required pixel 250 < 428 therefore quadrant = 1, [PG[10:9] = 01]
- 4. PG[10:0] = 1023 214 + (250 [1*214]) = 845

Pixel 800:

- 1. Pixel 800 <= 4*Int(858/4)
- 2. Required pixel 800 > 214 therefore quadrant =/= 0
- 3. Required pixel 800 > 428 therefore quadrant =/= 1
- 4. Required pixel 800 > 642 therefore quadrant =/= 2
- 5. Required pixel 800 < 858 therefore quadrant = 3, [PG[10:9] = 11]
- 6. PG[10:0] = 2047 214 + (800 [3*214]) = 1991

Pixel 856:

- 1. Pixel $\leq 4*$ Int(858/4)
- 2. Required pixel 856 > 214 therefore quadrant =/= 0
- 3. Required pixel 856 > 428 therefore quadrant =/= 1
- 4. Required pixel 856 > 642 therefore quadrant =/= 2
- 5. Required pixel 856 < 858 therefore quadrant = 3, [PG[10:9] = 11]
- 6. PG[10:>0] = 2047 214 + (856 [3*214]) = 2047

Pixel 857:

- 1. Pixel 857 > 4*Int(858/4)
- 2. Therefore quadrant = 3, [PG[10:9] = 11]
- 3. PG[10:0] = 1536 + (857-[4*214]) = 1537

Composite Line Grab

The composite line grab is only available in the 3 line comb based decoders (TMC22053A and TMC22153A), and allows the user to grab any line from the 4 field sequence in NTSC or 8 field sequence in PAL when LGEN is set HIGH. When the LGEN register bit is set HIGH the decoder automatically switches to operate as a "simple" bandsplit decoder. The SET pin can also be used to produce the line grab pulse if $SET_{2-0} = 110$ and LGEXT is set HIGH.

Once the line grab has been activated the subcarrier oscillator is frozen with the SEED and phase from the beginning of the line, and the composite video in the 1H line store is frozen by disabling the write signals in LSTORE1. The read cycle for the frozen line store is still clocked by PCK. The subcarrier DDS and the internal read only registers will be updated once per clock period as normal, but will reload the DRS SEED and PHASE values at the beginning of each line. The G/Y, B/U, and R/V outputs will remain active, and the DHSYNC and DVSYNC signals will remained locked to the input or flywheel if the input has been removed.

The pixel grab function can be used in conjunction with the frozen line to examine individual pixels inside the decoder.

Parallel Microprocessor Interface

The parallel microprocessor interface, active when $\overline{\text{SER}}$ is HIGH, employs a 12-line interface, with an 8-bit data bus and one address bit: two addresses are required for device programming and pointer-register management. Address bit 0 selects between reading/writing the register addresses and reading/writing register data. When writing, the address is presented along with a LOW on the $\overline{R/W}$ pin during the falling edge of \overline{CS} Eight bits of data are presented on D7-0 during the subsequent rising edge of \overline{CS} . One additional falling edge of \overline{CS} is needed to move input data to its assigned working registers.

In read mode, the address is accompanied by a HIGH on the $\overline{R/W}$ pin during a falling edge of \overline{CS} . The data output pins go to a low-impedance state tDOZ after \overline{CS} falls. Valid data are present on D7-0 tDOM after the falling edge of \overline{CS} . Because this port operates asynchronously with the pixel timing, there is an uncertainty in this data valid output delay of one PXCK period. This uncertainty does not apply to tDOZ.

Writing data to specific control registers of the TMC22x5yA requires that the 8-bit address of the control register of interest be written. This control register address is the base address for subsequent write operations. The base address autoincrements by one for each byte of data written after the data byte intended for the base address. If more bytes are transferred than there are available addresses, the address will not increment and remain at its maximum value of 3Fh.

Table 24. Parallel Port Control

A1-0	R/W	Action				
00	0	Load D ₇₋₀ into Control Register pointer (block 00)				
00	1	Read Control Register pointer on D7-0				
01	0	Load D ₇₋₀ into addressed XLUT Location pointer (block 01)				
01	1	Read addressed XLUT Location pointer on D ₇₋₀ .				
10	0	Write D7-0 to addressed Control Register				
10	1	Read addressed Control Register on D7-0				
11	0	Write D7-0 to addressed XLUT Location				
11	1	Read addressed XLUT Location on D7-0				




Figure 33. Microprocessor Parallel Port – Write Timing




Figure 34. Microprocessor Parallel Port – Read Timing

Serial Control Port (R-Bus)

In addition to the 12-wire parallel port, a 2-wire serial control interface is provided, and active when \overline{SER} is LOW. Either port alone can control the entire chip. Up to eight TMC22x5yA devices may be connected to the 2-wire serial interface with each device having a unique address.

The 2-wire interface comprises a clock (SCL) and a bi-directional data (SDA) pin. The Decoder acts as a slave for receiving and transmitting data over the serial interface. When the serial interface is not active, the logic levels on SCL and SDA are pulled HIGH by external pull-up resistors.

Data received or transmitted on the SDA line must be stable for the duration of the positive-going SCL pulse. Data on SDA must change only when SCL is LOW. If SDA changes state while SCL is HIGH, the serial interface interprets that action as a start or stop sequence. There are six components to serial bus operation:

- Start signal
- Slave address byte
- · Block Pointer
- Base register address byte
- Data byte to read or write
- Stop signal

When the serial interface is inactive (SCL and SDA are HIGH) communications are initiated by sending a start signal. The start signal is a HIGH-to-LOW transition on SDA while SCL is HIGH. This signal alerts all slaved devices that a data transfer sequence is coming.

The first eight bits of data transferred after a start signal comprise a seven bit slave address (the first seven bits) and a single $\overline{R/W}$ bit (the eighth bit). The $\overline{R/W}$ bit indicates the direction of data transfer, read from or write to the slave device. If the transmitted slave address matches the address of the device (set by the state of the SA2-0 input pins in Table 20), the TMC22x5yA acknowledges by bringing SDA LOW on the 9th SCL pulse. If the addresses do not match, the TMC22x5yA does not acknowledge.

Table 25. Serial Port Addresses

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1
A ₆ (MSB)	A5	A 4	A3	A2 (SA2)	A1 (SA1)	A0 (SA0)
1	0	1	1	0	0	0
1	0	1	1	0	0	1
1	0	1	1	0	1	0
1	0	1	1	0	1	1
1	0	1	1	1	0	0
1	0	1	1	1	0	1
1	0	1	1	1	1	0
1	0	1	1	1	1	1

Data Transfer via Serial Interface

For each byte of data read or written, the MSB is the first bit; that is, bit 7 of the 8-bit sequence.

If the TMC22x5yA does not acknowledge the master device during a write sequence, the SDA remains HIGH so the master can generate a stop signal. If the master device does not acknowledge the TMC22x5yA during a read sequence, the Decoder interprets this as "end of data." The SDA remains HIGH so the master can generate a stop signal.

Writing data to specific control registers of the TMC22x5yA requires that the 8-bit address of the control register of interest be written after the slave address has been established. This control register address is the base address for subsequent write operations. The base address autoincrements by one for each byte of data written after the data byte intended for the base address. If more bytes are transferred than there are available addresses, the address will not increment and remain at its maximum value of 3Fh. Any base address higher than 3Fh will not produce an ACKnowledge signal.

Data are read from the control registers of the TMC22x5yA in a similar manner. Reading requires two data transfer operations:

The base address must be written with the $R/W \setminus bit$ of the slave address byte LOW to set up a sequential read operation.

Reading (the $\overline{R/W}$ bit of the slave address byte HIGH) begins at the previously established base address. The address of the read register autoincrements after each byte is transferred.

To terminate a write sequence to the TMC22x5yA, a stop signal must be sent. A stop signal comprises a LOW-to-HIGH transition of SDA while SCL is HIGH. To terminate a read sequence simply do not acknowledge (NOACK) the last byte received and the TMC22x5yA will terminate the sequence.

A repeated start signal occurs when the master device driving the serial interface generates a start signal without first generating a stop signal to terminate the current communication. This is used to change the mode of communication (read, write) between the slave and master without releasing the serial interface lines.

Serial Interface Read/Write Examples

Write to one control register

- Start signal
- Slave Address byte ($\overline{R/W}$ bit = LOW)
- Block Pointer (00)
- · Base Address byte
- Data byte to base address
- Stop signal

Write to four consecutive XLUT locations

- Start signal
- Slave Address byte ($\overline{R/W}$ bit = LOW)
- Block Pointer (01)
- Base Address byte
- Data byte to base address
- Data byte to (base address + 1)
- Data byte to (base address + 2)
- Data byte to (base address + 3)
- Stop signal

Read from one XLUT location

- · Start signal
- Slave Address byte ($\overline{R/W}$ bit = LOW)





Figure 35. Serial Port Read/Write Timing


- Block Pointer (01)
- Base Address byte
- Stop signal ٠
- Start signal
- Slave Address byte ($\overline{R/W}$ bit = HIGH)
- · Data byte from base address
- Stop signal

Read from four consecutive control registers

- Start signal
- Slave Address byte ($\overline{R/W}$ bit = LOW) •
- Block Pointer (00) ٠


- Base Address byte
- Stop signal
- Start signal ٠
- Slave Address byte ($\overline{R/W}$ bit = HIGH)
- Data byte from base address
- Data byte from (base address + 1) ٠
- Data byte from (base address + 2)
- Data byte from (base address + 3)
- Stop signal ٠





To read from the XLUT, the initial read must be a dummy read. This means, for example, to read back XLUT location 0x02, read back location 0x01, then read back 0x02 and ignore the information read back from the 0x01 location. This only needs to be done once in a sequence. To read back the entire XLUT, set the pointer to 0xFF and ignore the data read from this register. The pointer will then auto-increment to 0x00 allowing the next 256 locations read to be valid.

Equivalent Circuits and Threshold Levels









Figure 39. Equivalent Digital Output





Absolute Maximum Ratings (beyond which the device may be damaged)¹

Parameter	Min.	Max.	Unit
Power Supply voltage	-0.5	+7.0	V
Digital Inputs			
Applied Voltage	-0.5	V _{DD} +0.5	V
Forced current ^{3, 4}	-20.0	+20.0	mA
Digital Outputs			
Applied voltage ²	-0.5	VDD+0.5	V
Forced current ^{3, 4}	-3.0	+6.0	mA
Short circuit duration (single output in HIGH state to ground)		1 second	
Analog Output Short circuit duration (all outputs to ground)		infinite	
Temperature			
Operating, ambient	-20	110	°C
junction		140	°C
Lead, soldering (10 seconds)		300	°C
Vapor Phase soldering (1 minute)		220	°C
Storage		150	°C

Notes:

 Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if Operating Conditions are not exceeded.

- 2. Applied voltage must be current limited to specified range.
- 3. Forcing voltage must be limited to specified range.
- 4. Current is specified as conventional current flowing into the device.




Figure 41. Input Timing Parameters

Operating Conditions

Paramete	er	Min.	Nom.	Max.	Units
Vdd	Power Supply Voltage	4.75	5.0	5.25	V
VIH	Input Voltage, Logic HIGH				
	TTL Compatible Inputs	2.0		Vdd	V
	Serial Port (SDA and SCL)	0.7*VDD			V
VIL	Input Voltage, Logic LOW				
	TTL Compatible Inputs	GND		0.8	V
	Serial Port (SDA and SCL)	GND		0.3*V _{DD}	V
ЮН	Output Current, Logic HIGH			-2.0	mA
IOL	Output Current, Logic LOW			4.0	mA
TA	Ambient Temperature, Still Air	0		70	°C
Pixel Inte	rface (input)				
fCLK	Pixel Rate (CKSEL = 0)	10		18	MHz
	Master Clock Rate = 2X pixel rate $(CKSEL = 1)^{1}$	20		36	MHz
t PWHCK	CLOCK pulse width, HIGH	8			ns
t PWLCK	CLOCK pulse width, LOW	13			ns
tSP	Pixel Data Input Setup Time	8			ns
tHP	Pixel Data Input Hold Time	2			ns
tSP	HSYNC, VSYNC, and BUFFER setup time	5			ns
tHP	HSYNC, VSYNC, and BUFFER hold time	6			ns

Notes:

1. Tested at fCLK = 30MHz

To aid in the understanding of the timing relationship between the PXCK and LDV clock, when the LDV signal is used as the TMC22x5yA output clock, the following block diagram of the TMC22x5yA output stage is provided.




Figure 42. Functional Block Diagram of the TMC22x5yA G/Y, B/U, and R/V Output Stage

Operating Conditions (continued)

Paran	neter	Min.	Nom.	Max.	Units
Pixel	Interface (output)				
tpod	CLOCK to DHSYNC and DVYSNC, AVOUT, and FID[2:0] Propagation Time	4	15	18	ns
tpod	CLOCK to data, Propagation Time	4	15	18	ns
tpod	Int. or Ext. LDV to data, Propagation Time	4	15	18	ns
tHOD	Clock to DHSYNC and DVSYNC, AVOUT, and FID[2:0] Hold Time	2.5			ns
tHOD	Clock to Data, Hold Time	2.5			ns
tHOD	Int. or Ext. LDV to Data, Hold Time	2.5			ns
tENA	Enable to Low Z on Output Data		23	30	ns
tDIS	Disable to High Z on Output Data		23	30	ns
t CLH	CLOCK to LDV (i/p) signal HIGH	9		0	ns
t CLH	CLOCK to LDV (o/p) signal HIGH		10	14	ns




Figure 436974. Output Timing Parameters

Operating Conditions (continued)

PRODUCT SPECIFICATION

Paramete	er	Min.	Nom.	Max.	Units				
Parallel Microprocessor Interface									
t PWLCS	CS Pulse Width, LOW	2			Pixels				
t PWHCS	CS Pulse Width, HIGH	3			Pixels				
tSA	Address Setup Time	8			ns				
tHA	Address Hold Time	2			ns				
tSD	Data Setup Time (write)	8			ns				
tHD	Data Hold Time (write)	2			ns				
Serial Mi	croprocessor Interface								
t _{DAL}	SCL Pulse Width , LOW	1.0			μs				
t DAH	SCL Pulse Width, HIGH	0.48			μs				
t STAH	Hold Time for START or Repeated START	0.48			μs				
t STASU	Setup Time for START or Repeated START	0.48			μs				
tSTOSU	Setup time for STOP	0.48			μs				
t BUFF	Bus Free Time Betweeen a STOP and a START condition	1.0			μs				
tDSU	Data Setup Time	80			ns				

Electrical Characteristics

Paran	neter	Conditions	Min.	Тур.	Max.	Units
IDD	Power Supply Current ¹	VDD = Max, fPXCK = 27MHz		225	275	mA
IDDQ	Power Supply Current, Disabled	V _{DD} = Max			50	mA
Ιн	Input Current, HIGH	VDD = Max, VIN = VDD			±10	μΑ
١ _{IL}	Input Current, LOW	$V_{DD} = Max, V_{IN} = 0V$			±10	μΑ
Iozh	Hi-Z Output Leakage Current, Output HIGH	VDD = Max, VIN = VDD			±10	μΑ
Iozl	Hi-Z Output Leakage Current, Output LOW	VDD = Max, VIN = 0V			±10	μΑ
los	Short-Circuit Current		-20		-80	mA
Vон	Output Voltage, HIGH	G/Y_{9-0} , etc ² ., IOH = MAX	2.4			V
Vol	Output Voltage, LOW	G/Y_{9-0} , etc ² ., $I_{OL} = MAX$			0.4	V
		SDA, IOL = 3mA			0.4	V
		SDA, I _{OL} = 6mA			0.6	V
Cı	Digital Input Capacitance			4	10	pF
Co	Digital Output Capacitance			10		pF

Notes:

1. Typical IDD with VDD = NOM and TA = NOM, Maximum IDD with VDD = 5.25V and TA = 70° C

2. G/Y[9:0], B/Y[9:0], R/V[9:0], DVSYNC, DHSYNC, LDV, AVOUT, FID[2:0]

Switching Characteristics

Param	eter	Conditions	Min.	Тур.	Max.	Units
tDOZ	Output Delay, \overline{CS} to low-Z		9			ns
tHOM	Output Hold Time, \overline{CS} to high-Z		10			ns
tDOM	Output Delay, \overline{CS} to Data Valid			30	40	ns

Note:

Timing reference points are at the 50% level, digital output load <40pF.

System Performance Characteristics

Parame	ter	Conditions	Min.	Тур.	Max.	Units
RES	Video Processing Resolution	TMC2205xA		8		bits
		TMC2215xA		10		bits

Programming Examples

Standard:	NTSC-M

- Input Format: 13.5 Composite
- Output Format: RGB (0-1023) Sync on Green

Decoder: Adaptive 3-Line Chroma Comb Filter

Register Map:

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	D8	01	00	A1	20	28	00	10	40	00	12	00	00	04	24	09
1	5A	56	2E	D2	23	00	00	2C	1B	90	13	49	F0	01	00	00
2	40	F8	E0	43	00	00	07	00	00	00	00	00	00	00	00	00
3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

SC

- Mode: Line-Locked
- Input Format: NTSC Composite

Output Format: D1 Component

Decoder: 3 Line Adaptive Chroma Comb

ſ		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
	0	C0	01	00	A1	20	28	00	10	40	00	34	74	80	04	64	08
	1	5A	56	2E	D2	23	72	00	00	95	0E	51	49	40	00	00	00
	2	40	F8	E0	43	24	25	07	00	00	00	00	00	00	00	00	00
	3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

Programming Examples (continued)

Standard:	NTSC
Stanuar u.	TIDC

Mode: Line-Locked

- Input Format: 13.5 MHz Composite Video
- Output Format: YUV

Decoder: Adaptive 3-Line Comb

Register Map:

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	D8	01	00	A1	20	28	00	10	40	00	34	00	80	04	64	08
1	5A	56	2E	D2	23	3C	00	2C	1B	90	13	49	F0	01	00	00
2	40	F8	E0	43	24	25	07	00	00	00	00	00	00	00	00	00
3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

- Standard: PAL
 - Mode: Line-Locked
- Input Format: Composite
- Output Format: YUV
 - **Decoder:** Adaptive 3-Line Comb

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	DB	01	00	24	08	00	24	15	40	08	36	00	C0	04	54	09
1	60	53	32	CE	23	01	00	00	00	3E	03	49	00	05	00	00
2	90	15	13	54	24	25	07	00	00	00	00	00	00	00	00	00
3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

Programming Examples (continued)

Standard:	PAL
Stanuaru.	IAL

Mode:	Line-Locked
Input Format:	PAL-YC
Output Format:	Y, Cb, Cr (D1 Out)

Decoder:

Register Map: No Comb

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	D3	07	00	00	20	00	00	0C	40	08	24	60	03	00	0B	0A
1	60	53	44	D2	23	00	00	00	88	BF	3C	49	40	00	00	00
2	90	15	13	54	00	00	00	00	00	00	00	00	00	00	00	00
3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

Standard: N7	ISC-M
--------------	--------------

Mode: D1 Mode

Input Format: D1, CBYCR [Y] multiplexed data w/embedded TRS words

Output Format: D1 Output

Decoder: 2 Line Chroma comb of CBCR data

Γ		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
Γ	0	C0	1F	37	E3	20	00	00	0C	40	40	34	60	09	04	F8	02
	1	5A	47	35	D2	23	00	0A	00	00	00	00	49	40	00	00	00
	2	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
	3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

Programming Examples (continued)

Standard:	NTSC-M
Mode:	D1 Mode
Input Format:	D1, CBYCR [Y] Multiplexed Data w/TRS
Output Format:	YCBCR, Output DHSync + DVSync
Decoder:	Simple Transcoder

Register Map:

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	C0	1F	37	E3	20	00	00	0C	40	40	34	00	09	04	0A	02
1	5A	47	35	D2	23	00	0A	00	00	00	00	49	40	00	00	00
2	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

- Standard: NTSC-M
 - Mode: D1 Mode
- **Input Format:** YCBCR
- Output Format: D1, CBYCR [Y] Multiplexed Data with TRS
 - Decoder: Simple Transcoder

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	C0	0F	07	A3	20	00	00	0C	40	00	34	60	09	04	0A	02
1	5A	47	35	D2	23	00	00	00	00	00	00	49	40	00	00	00
2	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

Programming Worksheet

Standard:

Mode:

Input Format:


Output Format:


Decoder:


Register Map:


	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0																
1																
2								xx	xx	xx	xx	хх	хх	xx	xx	xx

The DRS appears on the output at the rate.









Preliminary Information

Notes


Preliminary Information


Mechanical Dimensions – 100 Lead MQFP Package


Symbol	Inc	hes	Millim	neters	Notes
Symbol	Min.	Max.	Min.	Max.	Notes
А	_	.134	_	3.40	
A1	.010	—	.25	—	
A2	.100	.120	2.55	3.05	
В	.009	.015	.23	.38	3, 5
С	.005	.009	.13	.23	5
D	.904	.923	22.95	23.45	
D1	.783	.791	19.90	20.10	
E	.667	.687	16.95	17.45	
E1	.547	.555	13.90	14.10	
е	.0256	BSC	.65	BSC	
L	.025	.037	.65	.95	4
Ν	1(00	1(00	
ND	3	0	3	0	
NE	2	0	2	0	
α	0°	7 °	0°	7°	
CCC	_	.004	_	.10	

Notes:

- 1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
- 2. Controlling dimension is millimeters.
- 3. Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be .08mm (.003in.) maximum in excess of the "B" dimension. Dambar cannot be located on the lower radius or the foot.
- 4. "L" is the length of terminal for soldering to a substrate.
- 5. "B" & "C" includes lead finish thickness.







Ordering Information

Product Number	Temperature Range	Decoding	Resolution	Package	Package Marking
TMC22051AKHC	0°C to 70°C	Simple	8 bit	100-Lead MQFP	22051AKHC
TMC22052AKHC	0°C to 70°C	2-Line Comb	8 bit	100-Lead MQFP	22052AKHC
TMC22053AKHC	0°C to 70°C	3-Line Comb	8 bit	100-Lead MQFP	22053AKHC
TMC22151AKHC	0°C to 70°C	Simple	10 bit	100-Lead MQFP	22151AKHC
TMC22152AKHC	0°C to 70°C	2-Line Comb	10 bit	100-Lead MQFP	22152AKHC
TMC22153AKHC	0°C to 70°C	3-Line Comb	10 bit	100-Lead MQFP	22153AKHC

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com